mirror of https://github.com/Desuuuu/klipper.git
197 lines
5.8 KiB
C
197 lines
5.8 KiB
C
// Analog to Digital Converter support
|
|
//
|
|
// Copyright (C) 2018 Kevin O'Connor <kevin@koconnor.net>
|
|
//
|
|
// This file may be distributed under the terms of the GNU GPLv3 license.
|
|
|
|
#include "command.h" // shutdown
|
|
#include "gpio.h" // gpio_adc_read
|
|
#include "internal.h" // GPIO
|
|
#include "sched.h" // sched_shutdown
|
|
|
|
|
|
#if CONFIG_MACH_SAMD21
|
|
|
|
#define SAMD51_ADC_SYNC(ADC, BIT)
|
|
static const uint8_t adc_pins[] = {
|
|
GPIO('A', 2), GPIO('A', 3), GPIO('B', 8), GPIO('B', 9), GPIO('A', 4),
|
|
GPIO('A', 5), GPIO('A', 6), GPIO('A', 7), GPIO('B', 0), GPIO('B', 1),
|
|
GPIO('B', 2), GPIO('B', 3), GPIO('B', 4), GPIO('B', 5), GPIO('B', 6),
|
|
GPIO('B', 7), GPIO('A', 8), GPIO('A', 9), GPIO('A', 10), GPIO('A', 11)
|
|
};
|
|
#elif CONFIG_MACH_SAMD51
|
|
|
|
#define SAMD51_ADC_SYNC(ADC, BIT) \
|
|
while(ADC->SYNCBUSY.reg & ADC_SYNCBUSY_ ## BIT)
|
|
static const uint8_t adc_pins[] = {
|
|
/* ADC0 */
|
|
GPIO('A', 2), GPIO('A', 3), GPIO('B', 8), GPIO('B', 9), GPIO('A', 4),
|
|
GPIO('A', 5), GPIO('A', 6), GPIO('A', 7), GPIO('A', 8), GPIO('A', 9),
|
|
GPIO('A', 10), GPIO('A', 11), GPIO('B', 0), GPIO('B', 1), GPIO('B', 2),
|
|
GPIO('B', 3),
|
|
/* ADC1 */
|
|
GPIO('B', 8), GPIO('B', 9), GPIO('A', 8), GPIO('A', 9), GPIO('C', 2),
|
|
GPIO('C', 3), GPIO('B', 4), GPIO('B', 5), GPIO('B', 6), GPIO('B', 7),
|
|
GPIO('C', 0), GPIO('C', 1), GPIO('C', 30), GPIO('C', 31), GPIO('D', 0),
|
|
GPIO('D', 1)
|
|
};
|
|
#endif
|
|
|
|
DECL_CONSTANT("ADC_MAX", 4095);
|
|
|
|
static struct gpio_adc gpio_adc_pin_to_struct(uint8_t pin)
|
|
{
|
|
// Find pin in adc_pins table
|
|
uint8_t chan;
|
|
for (chan=0; ; chan++) {
|
|
if (chan >= ARRAY_SIZE(adc_pins))
|
|
shutdown("Not a valid ADC pin");
|
|
if (adc_pins[chan] == pin)
|
|
break;
|
|
}
|
|
#if CONFIG_MACH_SAMD21
|
|
Adc* reg = ADC;
|
|
#elif CONFIG_MACH_SAMD51
|
|
Adc* reg = (chan < 16 ? ADC0 : ADC1);
|
|
chan %= 16;
|
|
#endif
|
|
return (struct gpio_adc){ .regs=reg, .chan=chan };
|
|
}
|
|
|
|
|
|
static void
|
|
adc_init(void)
|
|
{
|
|
static uint8_t have_run_init;
|
|
if (have_run_init)
|
|
return;
|
|
have_run_init = 1;
|
|
|
|
#if CONFIG_MACH_SAMD21
|
|
// Enable adc clock
|
|
enable_pclock(ADC_GCLK_ID, ID_ADC);
|
|
// Load calibraiton info
|
|
uint32_t bias = GET_FUSE(ADC_FUSES_BIASCAL);
|
|
uint32_t li0 = GET_FUSE(ADC_FUSES_LINEARITY_0);
|
|
uint32_t li5 = GET_FUSE(ADC_FUSES_LINEARITY_1);
|
|
uint32_t lin = li0 | (li5 << 5);
|
|
ADC->CALIB.reg = ADC_CALIB_BIAS_CAL(bias) | ADC_CALIB_LINEARITY_CAL(lin);
|
|
|
|
// Setup and enable adc
|
|
ADC->REFCTRL.reg = ADC_REFCTRL_REFSEL_INTVCC1;
|
|
ADC->CTRLB.reg = ADC_CTRLB_PRESCALER_DIV128;
|
|
ADC->SAMPCTRL.reg = 63;
|
|
ADC->CTRLA.reg = ADC_CTRLA_ENABLE;
|
|
|
|
#elif CONFIG_MACH_SAMD51
|
|
// Enable adc clock
|
|
enable_pclock(ADC0_GCLK_ID, ID_ADC0);
|
|
enable_pclock(ADC1_GCLK_ID, ID_ADC1);
|
|
|
|
// Load calibration info
|
|
// ADC0
|
|
uint32_t refbuf = GET_FUSE(ADC0_FUSES_BIASREFBUF);
|
|
uint32_t r2r = GET_FUSE(ADC0_FUSES_BIASR2R);
|
|
uint32_t comp = GET_FUSE(ADC0_FUSES_BIASCOMP);
|
|
ADC0->CALIB.reg = (ADC0_FUSES_BIASREFBUF(refbuf)
|
|
| ADC0_FUSES_BIASR2R(r2r) | ADC0_FUSES_BIASCOMP(comp));
|
|
|
|
// ADC1
|
|
refbuf = GET_FUSE(ADC1_FUSES_BIASREFBUF);
|
|
r2r = GET_FUSE(ADC1_FUSES_BIASR2R);
|
|
comp = GET_FUSE(ADC1_FUSES_BIASCOMP);
|
|
ADC1->CALIB.reg = (ADC0_FUSES_BIASREFBUF(refbuf)
|
|
| ADC0_FUSES_BIASR2R(r2r) | ADC0_FUSES_BIASCOMP(comp));
|
|
|
|
// Setup and enable
|
|
// ADC0
|
|
ADC0->REFCTRL.reg = ADC_REFCTRL_REFSEL_INTVCC1;
|
|
while(ADC0->SYNCBUSY.reg & ADC_SYNCBUSY_REFCTRL);
|
|
ADC0->SAMPCTRL.reg = ADC_SAMPCTRL_SAMPLEN(63);
|
|
while (ADC0->SYNCBUSY.reg & ADC_SYNCBUSY_SAMPCTRL);
|
|
ADC0->CTRLA.reg = (ADC_CTRLA_PRESCALER(ADC_CTRLA_PRESCALER_DIV32_Val)
|
|
| ADC_CTRLA_ENABLE);
|
|
|
|
// ADC1
|
|
ADC1->REFCTRL.reg = ADC_REFCTRL_REFSEL_INTVCC1;
|
|
while(ADC1->SYNCBUSY.reg & ADC_SYNCBUSY_REFCTRL);
|
|
ADC1->SAMPCTRL.reg = ADC_SAMPCTRL_SAMPLEN(63);
|
|
while(ADC1->SYNCBUSY.reg & ADC_SYNCBUSY_SAMPCTRL);
|
|
ADC1->CTRLA.reg = (ADC_CTRLA_PRESCALER(ADC_CTRLA_PRESCALER_DIV32_Val)
|
|
| ADC_CTRLA_ENABLE);
|
|
#endif
|
|
}
|
|
|
|
struct gpio_adc
|
|
gpio_adc_setup(uint8_t pin)
|
|
{
|
|
// Enable ADC
|
|
adc_init();
|
|
|
|
// Set pin in ADC mode
|
|
gpio_peripheral(pin, 'B', 0);
|
|
|
|
return gpio_adc_pin_to_struct(pin);
|
|
}
|
|
|
|
enum { ADC_DUMMY=0xff };
|
|
static uint8_t last_analog_read = ADC_DUMMY;
|
|
|
|
// Try to sample a value. Returns zero if sample ready, otherwise
|
|
// returns the number of clock ticks the caller should wait before
|
|
// retrying this function.
|
|
uint32_t
|
|
gpio_adc_sample(struct gpio_adc g)
|
|
{
|
|
Adc *reg = g.regs;
|
|
if (last_analog_read == g.chan) {
|
|
if (reg->INTFLAG.reg & ADC_INTFLAG_RESRDY)
|
|
// Sample now ready
|
|
return 0;
|
|
// ADC is still busy
|
|
goto need_delay;
|
|
}
|
|
if (last_analog_read != ADC_DUMMY)
|
|
// Sample on another channel in progress
|
|
goto need_delay;
|
|
last_analog_read = g.chan;
|
|
|
|
// Set the channel to sample
|
|
reg->INPUTCTRL.reg = (ADC_INPUTCTRL_MUXPOS(g.chan)
|
|
| ADC_INPUTCTRL_MUXNEG_GND
|
|
#if CONFIG_MACH_SAMD21
|
|
| ADC_INPUTCTRL_GAIN_DIV2
|
|
#endif
|
|
);
|
|
|
|
SAMD51_ADC_SYNC(reg, INPUTCTRL);
|
|
// Start the sample
|
|
reg->SWTRIG.reg = ADC_SWTRIG_START;
|
|
SAMD51_ADC_SYNC(reg, SWTRIG);
|
|
|
|
// Schedule next attempt after sample is likely to be complete
|
|
need_delay:
|
|
return 42 * 128 + 200; // 42 == 1 + (63+1)/2 + 1 + 12/2 + 1.5
|
|
}
|
|
|
|
// Read a value; use only after gpio_adc_sample() returns zero
|
|
uint16_t
|
|
gpio_adc_read(struct gpio_adc g)
|
|
{
|
|
last_analog_read = ADC_DUMMY;
|
|
return ((Adc *)g.regs)->RESULT.reg;
|
|
}
|
|
|
|
// Cancel a sample that may have been started with gpio_adc_sample()
|
|
void
|
|
gpio_adc_cancel_sample(struct gpio_adc g)
|
|
{
|
|
Adc * reg = g.regs;
|
|
if (last_analog_read == g.chan) {
|
|
reg->SWTRIG.reg = ADC_SWTRIG_FLUSH;
|
|
SAMD51_ADC_SYNC(reg, SWTRIG);
|
|
reg->INTFLAG.reg = ADC_INTFLAG_RESRDY;
|
|
last_analog_read = ADC_DUMMY;
|
|
}
|
|
}
|