mirror of https://github.com/Desuuuu/klipper.git
stm32: USB clock source from PLLQCLK on stm32g0 (#5341)
Signed-off-by: Alan.Ma from BigTreeTech <tech@biqu3d.com>
This commit is contained in:
parent
c721c20c97
commit
d75154d695
|
@ -81,7 +81,8 @@ clock_setup(void)
|
|||
}
|
||||
pllcfgr |= (pll_freq/pll_base) << RCC_PLLCFGR_PLLN_Pos;
|
||||
pllcfgr |= (pll_freq/CONFIG_CLOCK_FREQ - 1) << RCC_PLLCFGR_PLLR_Pos;
|
||||
RCC->PLLCFGR = pllcfgr | RCC_PLLCFGR_PLLREN;
|
||||
pllcfgr |= (pll_freq/FREQ_USB - 1) << RCC_PLLCFGR_PLLQ_Pos;
|
||||
RCC->PLLCFGR = pllcfgr | RCC_PLLCFGR_PLLREN | RCC_PLLCFGR_PLLQEN;
|
||||
RCC->CR |= RCC_CR_PLLON;
|
||||
|
||||
// Wait for PLL lock
|
||||
|
@ -95,11 +96,8 @@ clock_setup(void)
|
|||
|
||||
// Enable USB clock
|
||||
if (CONFIG_USBSERIAL) {
|
||||
RCC->CR |= RCC_CR_HSI48ON;
|
||||
while (!(RCC->CR & RCC_CR_HSI48RDY))
|
||||
;
|
||||
enable_pclock(CRS_BASE);
|
||||
CRS->CR |= CRS_CR_AUTOTRIMEN | CRS_CR_CEN;
|
||||
// PLLQCLK
|
||||
RCC->CCIPR2 |= RCC_CCIPR2_USBSEL_1;
|
||||
}
|
||||
}
|
||||
|
||||
|
|
Loading…
Reference in New Issue