2018-03-31 15:34:59 +02:00
/**
* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * *
* @ file stm32f102xb . h
* @ author MCD Application Team
* @ brief CMSIS Cortex - M3 Device Peripheral Access Layer Header File .
* This file contains all the peripheral register ' s definitions , bits
* definitions and memory mapping for STM32F1xx devices .
*
* This file contains :
* - Data structures and the address mapping for all peripherals
* - Peripheral ' s registers declarations and bits definition
* - Macros to access peripheral <EFBFBD> s registers hardware
*
* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * *
* @ attention
*
2019-07-22 02:29:14 +02:00
* < h2 > < center > & copy ; Copyright ( c ) 2017 STMicroelectronics .
* All rights reserved . < / center > < / h2 >
2018-03-31 15:34:59 +02:00
*
2019-07-22 02:29:14 +02:00
* This software component is licensed by ST under BSD 3 - Clause license ,
* the " License " ; You may not use this file except in compliance with the
* License . You may obtain a copy of the License at :
* opensource . org / licenses / BSD - 3 - Clause
2018-03-31 15:34:59 +02:00
*
* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * *
*/
/** @addtogroup CMSIS
* @ {
*/
/** @addtogroup stm32f102xb
* @ {
*/
# ifndef __STM32F102xB_H
# define __STM32F102xB_H
# ifdef __cplusplus
extern " C " {
# endif
/** @addtogroup Configuration_section_for_CMSIS
* @ {
*/
/**
* @ brief Configuration of the Cortex - M3 Processor and Core Peripherals
*/
# define __CM3_REV 0x0200U /*!< Core Revision r2p0 */
# define __MPU_PRESENT 0U /*!< Other STM32 devices does not provide an MPU */
# define __NVIC_PRIO_BITS 4U /*!< STM32 uses 4 Bits for the Priority Levels */
# define __Vendor_SysTickConfig 0U /*!< Set to 1 if different SysTick Config is used */
/**
* @ }
*/
/** @addtogroup Peripheral_interrupt_number_definition
* @ {
*/
/**
* @ brief STM32F10x Interrupt Number Definition , according to the selected device
* in @ ref Library_configuration_section
*/
/*!< Interrupt Number Definition */
typedef enum
{
/****** Cortex-M3 Processor Exceptions Numbers ***************************************************/
NonMaskableInt_IRQn = - 14 , /*!< 2 Non Maskable Interrupt */
HardFault_IRQn = - 13 , /*!< 3 Cortex-M3 Hard Fault Interrupt */
MemoryManagement_IRQn = - 12 , /*!< 4 Cortex-M3 Memory Management Interrupt */
BusFault_IRQn = - 11 , /*!< 5 Cortex-M3 Bus Fault Interrupt */
UsageFault_IRQn = - 10 , /*!< 6 Cortex-M3 Usage Fault Interrupt */
SVCall_IRQn = - 5 , /*!< 11 Cortex-M3 SV Call Interrupt */
DebugMonitor_IRQn = - 4 , /*!< 12 Cortex-M3 Debug Monitor Interrupt */
PendSV_IRQn = - 2 , /*!< 14 Cortex-M3 Pend SV Interrupt */
SysTick_IRQn = - 1 , /*!< 15 Cortex-M3 System Tick Interrupt */
/****** STM32 specific Interrupt Numbers *********************************************************/
WWDG_IRQn = 0 , /*!< Window WatchDog Interrupt */
PVD_IRQn = 1 , /*!< PVD through EXTI Line detection Interrupt */
TAMPER_IRQn = 2 , /*!< Tamper Interrupt */
RTC_IRQn = 3 , /*!< RTC global Interrupt */
FLASH_IRQn = 4 , /*!< FLASH global Interrupt */
RCC_IRQn = 5 , /*!< RCC global Interrupt */
EXTI0_IRQn = 6 , /*!< EXTI Line0 Interrupt */
EXTI1_IRQn = 7 , /*!< EXTI Line1 Interrupt */
EXTI2_IRQn = 8 , /*!< EXTI Line2 Interrupt */
EXTI3_IRQn = 9 , /*!< EXTI Line3 Interrupt */
EXTI4_IRQn = 10 , /*!< EXTI Line4 Interrupt */
DMA1_Channel1_IRQn = 11 , /*!< DMA1 Channel 1 global Interrupt */
DMA1_Channel2_IRQn = 12 , /*!< DMA1 Channel 2 global Interrupt */
DMA1_Channel3_IRQn = 13 , /*!< DMA1 Channel 3 global Interrupt */
DMA1_Channel4_IRQn = 14 , /*!< DMA1 Channel 4 global Interrupt */
DMA1_Channel5_IRQn = 15 , /*!< DMA1 Channel 5 global Interrupt */
DMA1_Channel6_IRQn = 16 , /*!< DMA1 Channel 6 global Interrupt */
DMA1_Channel7_IRQn = 17 , /*!< DMA1 Channel 7 global Interrupt */
ADC1_IRQn = 18 , /*!< ADC1 global Interrupt */
USB_HP_IRQn = 19 , /*!< USB Device High Priority */
USB_LP_IRQn = 20 , /*!< USB Device Low Priority */
EXTI9_5_IRQn = 23 , /*!< External Line[9:5] Interrupts */
TIM2_IRQn = 28 , /*!< TIM2 global Interrupt */
TIM3_IRQn = 29 , /*!< TIM3 global Interrupt */
TIM4_IRQn = 30 , /*!< TIM4 global Interrupt */
I2C1_EV_IRQn = 31 , /*!< I2C1 Event Interrupt */
I2C1_ER_IRQn = 32 , /*!< I2C1 Error Interrupt */
I2C2_EV_IRQn = 33 , /*!< I2C2 Event Interrupt */
I2C2_ER_IRQn = 34 , /*!< I2C2 Error Interrupt */
SPI1_IRQn = 35 , /*!< SPI1 global Interrupt */
SPI2_IRQn = 36 , /*!< SPI2 global Interrupt */
USART1_IRQn = 37 , /*!< USART1 global Interrupt */
USART2_IRQn = 38 , /*!< USART2 global Interrupt */
USART3_IRQn = 39 , /*!< USART3 global Interrupt */
EXTI15_10_IRQn = 40 , /*!< External Line[15:10] Interrupts */
RTC_Alarm_IRQn = 41 , /*!< RTC Alarm through EXTI Line Interrupt */
USBWakeUp_IRQn = 42 , /*!< USB Device WakeUp from suspend through EXTI Line Interrupt */
} IRQn_Type ;
/**
* @ }
*/
# include "core_cm3.h"
# include "system_stm32f1xx.h"
# include <stdint.h>
/** @addtogroup Peripheral_registers_structures
* @ {
*/
/**
* @ brief Analog to Digital Converter
*/
typedef struct
{
__IO uint32_t SR ;
__IO uint32_t CR1 ;
__IO uint32_t CR2 ;
__IO uint32_t SMPR1 ;
__IO uint32_t SMPR2 ;
__IO uint32_t JOFR1 ;
__IO uint32_t JOFR2 ;
__IO uint32_t JOFR3 ;
__IO uint32_t JOFR4 ;
__IO uint32_t HTR ;
__IO uint32_t LTR ;
__IO uint32_t SQR1 ;
__IO uint32_t SQR2 ;
__IO uint32_t SQR3 ;
__IO uint32_t JSQR ;
__IO uint32_t JDR1 ;
__IO uint32_t JDR2 ;
__IO uint32_t JDR3 ;
__IO uint32_t JDR4 ;
__IO uint32_t DR ;
} ADC_TypeDef ;
typedef struct
{
__IO uint32_t SR ; /*!< ADC status register, used for ADC multimode (bits common to several ADC instances). Address offset: ADC1 base address */
__IO uint32_t CR1 ; /*!< ADC control register 1, used for ADC multimode (bits common to several ADC instances). Address offset: ADC1 base address + 0x04 */
__IO uint32_t CR2 ; /*!< ADC control register 2, used for ADC multimode (bits common to several ADC instances). Address offset: ADC1 base address + 0x08 */
uint32_t RESERVED [ 16 ] ;
__IO uint32_t DR ; /*!< ADC data register, used for ADC multimode (bits common to several ADC instances). Address offset: ADC1 base address + 0x4C */
} ADC_Common_TypeDef ;
/**
* @ brief Backup Registers
*/
typedef struct
{
uint32_t RESERVED0 ;
__IO uint32_t DR1 ;
__IO uint32_t DR2 ;
__IO uint32_t DR3 ;
__IO uint32_t DR4 ;
__IO uint32_t DR5 ;
__IO uint32_t DR6 ;
__IO uint32_t DR7 ;
__IO uint32_t DR8 ;
__IO uint32_t DR9 ;
__IO uint32_t DR10 ;
__IO uint32_t RTCCR ;
__IO uint32_t CR ;
__IO uint32_t CSR ;
} BKP_TypeDef ;
/**
* @ brief CRC calculation unit
*/
typedef struct
{
__IO uint32_t DR ; /*!< CRC Data register, Address offset: 0x00 */
__IO uint8_t IDR ; /*!< CRC Independent data register, Address offset: 0x04 */
uint8_t RESERVED0 ; /*!< Reserved, Address offset: 0x05 */
uint16_t RESERVED1 ; /*!< Reserved, Address offset: 0x06 */
__IO uint32_t CR ; /*!< CRC Control register, Address offset: 0x08 */
} CRC_TypeDef ;
/**
* @ brief Debug MCU
*/
typedef struct
{
__IO uint32_t IDCODE ;
__IO uint32_t CR ;
} DBGMCU_TypeDef ;
/**
* @ brief DMA Controller
*/
typedef struct
{
__IO uint32_t CCR ;
__IO uint32_t CNDTR ;
__IO uint32_t CPAR ;
__IO uint32_t CMAR ;
} DMA_Channel_TypeDef ;
typedef struct
{
__IO uint32_t ISR ;
__IO uint32_t IFCR ;
} DMA_TypeDef ;
/**
* @ brief External Interrupt / Event Controller
*/
typedef struct
{
__IO uint32_t IMR ;
__IO uint32_t EMR ;
__IO uint32_t RTSR ;
__IO uint32_t FTSR ;
__IO uint32_t SWIER ;
__IO uint32_t PR ;
} EXTI_TypeDef ;
/**
* @ brief FLASH Registers
*/
typedef struct
{
__IO uint32_t ACR ;
__IO uint32_t KEYR ;
__IO uint32_t OPTKEYR ;
__IO uint32_t SR ;
__IO uint32_t CR ;
__IO uint32_t AR ;
__IO uint32_t RESERVED ;
__IO uint32_t OBR ;
__IO uint32_t WRPR ;
} FLASH_TypeDef ;
/**
* @ brief Option Bytes Registers
*/
typedef struct
{
__IO uint16_t RDP ;
__IO uint16_t USER ;
__IO uint16_t Data0 ;
__IO uint16_t Data1 ;
__IO uint16_t WRP0 ;
__IO uint16_t WRP1 ;
__IO uint16_t WRP2 ;
__IO uint16_t WRP3 ;
} OB_TypeDef ;
/**
* @ brief General Purpose I / O
*/
typedef struct
{
__IO uint32_t CRL ;
__IO uint32_t CRH ;
__IO uint32_t IDR ;
__IO uint32_t ODR ;
__IO uint32_t BSRR ;
__IO uint32_t BRR ;
__IO uint32_t LCKR ;
} GPIO_TypeDef ;
/**
* @ brief Alternate Function I / O
*/
typedef struct
{
__IO uint32_t EVCR ;
__IO uint32_t MAPR ;
__IO uint32_t EXTICR [ 4 ] ;
uint32_t RESERVED0 ;
__IO uint32_t MAPR2 ;
} AFIO_TypeDef ;
/**
* @ brief Inter Integrated Circuit Interface
*/
typedef struct
{
__IO uint32_t CR1 ;
__IO uint32_t CR2 ;
__IO uint32_t OAR1 ;
__IO uint32_t OAR2 ;
__IO uint32_t DR ;
__IO uint32_t SR1 ;
__IO uint32_t SR2 ;
__IO uint32_t CCR ;
__IO uint32_t TRISE ;
} I2C_TypeDef ;
/**
* @ brief Independent WATCHDOG
*/
typedef struct
{
__IO uint32_t KR ; /*!< Key register, Address offset: 0x00 */
__IO uint32_t PR ; /*!< Prescaler register, Address offset: 0x04 */
__IO uint32_t RLR ; /*!< Reload register, Address offset: 0x08 */
__IO uint32_t SR ; /*!< Status register, Address offset: 0x0C */
} IWDG_TypeDef ;
/**
* @ brief Power Control
*/
typedef struct
{
__IO uint32_t CR ;
__IO uint32_t CSR ;
} PWR_TypeDef ;
/**
* @ brief Reset and Clock Control
*/
typedef struct
{
__IO uint32_t CR ;
__IO uint32_t CFGR ;
__IO uint32_t CIR ;
__IO uint32_t APB2RSTR ;
__IO uint32_t APB1RSTR ;
__IO uint32_t AHBENR ;
__IO uint32_t APB2ENR ;
__IO uint32_t APB1ENR ;
__IO uint32_t BDCR ;
__IO uint32_t CSR ;
} RCC_TypeDef ;
/**
* @ brief Real - Time Clock
*/
typedef struct
{
__IO uint32_t CRH ;
__IO uint32_t CRL ;
__IO uint32_t PRLH ;
__IO uint32_t PRLL ;
__IO uint32_t DIVH ;
__IO uint32_t DIVL ;
__IO uint32_t CNTH ;
__IO uint32_t CNTL ;
__IO uint32_t ALRH ;
__IO uint32_t ALRL ;
} RTC_TypeDef ;
/**
* @ brief Serial Peripheral Interface
*/
typedef struct
{
__IO uint32_t CR1 ;
__IO uint32_t CR2 ;
__IO uint32_t SR ;
__IO uint32_t DR ;
__IO uint32_t CRCPR ;
__IO uint32_t RXCRCR ;
__IO uint32_t TXCRCR ;
__IO uint32_t I2SCFGR ;
} SPI_TypeDef ;
/**
* @ brief TIM Timers
*/
typedef struct
{
__IO uint32_t CR1 ; /*!< TIM control register 1, Address offset: 0x00 */
__IO uint32_t CR2 ; /*!< TIM control register 2, Address offset: 0x04 */
__IO uint32_t SMCR ; /*!< TIM slave Mode Control register, Address offset: 0x08 */
__IO uint32_t DIER ; /*!< TIM DMA/interrupt enable register, Address offset: 0x0C */
__IO uint32_t SR ; /*!< TIM status register, Address offset: 0x10 */
__IO uint32_t EGR ; /*!< TIM event generation register, Address offset: 0x14 */
__IO uint32_t CCMR1 ; /*!< TIM capture/compare mode register 1, Address offset: 0x18 */
__IO uint32_t CCMR2 ; /*!< TIM capture/compare mode register 2, Address offset: 0x1C */
__IO uint32_t CCER ; /*!< TIM capture/compare enable register, Address offset: 0x20 */
__IO uint32_t CNT ; /*!< TIM counter register, Address offset: 0x24 */
__IO uint32_t PSC ; /*!< TIM prescaler register, Address offset: 0x28 */
__IO uint32_t ARR ; /*!< TIM auto-reload register, Address offset: 0x2C */
__IO uint32_t RCR ; /*!< TIM repetition counter register, Address offset: 0x30 */
__IO uint32_t CCR1 ; /*!< TIM capture/compare register 1, Address offset: 0x34 */
__IO uint32_t CCR2 ; /*!< TIM capture/compare register 2, Address offset: 0x38 */
__IO uint32_t CCR3 ; /*!< TIM capture/compare register 3, Address offset: 0x3C */
__IO uint32_t CCR4 ; /*!< TIM capture/compare register 4, Address offset: 0x40 */
__IO uint32_t BDTR ; /*!< TIM break and dead-time register, Address offset: 0x44 */
__IO uint32_t DCR ; /*!< TIM DMA control register, Address offset: 0x48 */
__IO uint32_t DMAR ; /*!< TIM DMA address for full transfer register, Address offset: 0x4C */
__IO uint32_t OR ; /*!< TIM option register, Address offset: 0x50 */
} TIM_TypeDef ;
/**
* @ brief Universal Synchronous Asynchronous Receiver Transmitter
*/
typedef struct
{
__IO uint32_t SR ; /*!< USART Status register, Address offset: 0x00 */
__IO uint32_t DR ; /*!< USART Data register, Address offset: 0x04 */
__IO uint32_t BRR ; /*!< USART Baud rate register, Address offset: 0x08 */
__IO uint32_t CR1 ; /*!< USART Control register 1, Address offset: 0x0C */
__IO uint32_t CR2 ; /*!< USART Control register 2, Address offset: 0x10 */
__IO uint32_t CR3 ; /*!< USART Control register 3, Address offset: 0x14 */
__IO uint32_t GTPR ; /*!< USART Guard time and prescaler register, Address offset: 0x18 */
} USART_TypeDef ;
/**
* @ brief Universal Serial Bus Full Speed Device
*/
typedef struct
{
__IO uint16_t EP0R ; /*!< USB Endpoint 0 register, Address offset: 0x00 */
__IO uint16_t RESERVED0 ; /*!< Reserved */
__IO uint16_t EP1R ; /*!< USB Endpoint 1 register, Address offset: 0x04 */
__IO uint16_t RESERVED1 ; /*!< Reserved */
__IO uint16_t EP2R ; /*!< USB Endpoint 2 register, Address offset: 0x08 */
__IO uint16_t RESERVED2 ; /*!< Reserved */
__IO uint16_t EP3R ; /*!< USB Endpoint 3 register, Address offset: 0x0C */
__IO uint16_t RESERVED3 ; /*!< Reserved */
__IO uint16_t EP4R ; /*!< USB Endpoint 4 register, Address offset: 0x10 */
__IO uint16_t RESERVED4 ; /*!< Reserved */
__IO uint16_t EP5R ; /*!< USB Endpoint 5 register, Address offset: 0x14 */
__IO uint16_t RESERVED5 ; /*!< Reserved */
__IO uint16_t EP6R ; /*!< USB Endpoint 6 register, Address offset: 0x18 */
__IO uint16_t RESERVED6 ; /*!< Reserved */
__IO uint16_t EP7R ; /*!< USB Endpoint 7 register, Address offset: 0x1C */
__IO uint16_t RESERVED7 [ 17 ] ; /*!< Reserved */
__IO uint16_t CNTR ; /*!< Control register, Address offset: 0x40 */
__IO uint16_t RESERVED8 ; /*!< Reserved */
__IO uint16_t ISTR ; /*!< Interrupt status register, Address offset: 0x44 */
__IO uint16_t RESERVED9 ; /*!< Reserved */
__IO uint16_t FNR ; /*!< Frame number register, Address offset: 0x48 */
__IO uint16_t RESERVEDA ; /*!< Reserved */
__IO uint16_t DADDR ; /*!< Device address register, Address offset: 0x4C */
__IO uint16_t RESERVEDB ; /*!< Reserved */
__IO uint16_t BTABLE ; /*!< Buffer Table address register, Address offset: 0x50 */
__IO uint16_t RESERVEDC ; /*!< Reserved */
} USB_TypeDef ;
/**
* @ brief Window WATCHDOG
*/
typedef struct
{
__IO uint32_t CR ; /*!< WWDG Control register, Address offset: 0x00 */
__IO uint32_t CFR ; /*!< WWDG Configuration register, Address offset: 0x04 */
__IO uint32_t SR ; /*!< WWDG Status register, Address offset: 0x08 */
} WWDG_TypeDef ;
/**
* @ }
*/
/** @addtogroup Peripheral_memory_map
* @ {
*/
2019-07-22 02:29:14 +02:00
# define FLASH_BASE 0x08000000UL /*!< FLASH base address in the alias region */
# define FLASH_BANK1_END 0x0801FFFFUL /*!< FLASH END address of bank1 */
# define SRAM_BASE 0x20000000UL /*!< SRAM base address in the alias region */
# define PERIPH_BASE 0x40000000UL /*!< Peripheral base address in the alias region */
2018-03-31 15:34:59 +02:00
2019-07-22 02:29:14 +02:00
# define SRAM_BB_BASE 0x22000000UL /*!< SRAM base address in the bit-band region */
# define PERIPH_BB_BASE 0x42000000UL /*!< Peripheral base address in the bit-band region */
2018-03-31 15:34:59 +02:00
/*!< Peripheral memory map */
# define APB1PERIPH_BASE PERIPH_BASE
2019-07-22 02:29:14 +02:00
# define APB2PERIPH_BASE (PERIPH_BASE + 0x00010000UL)
# define AHBPERIPH_BASE (PERIPH_BASE + 0x00020000UL)
# define TIM2_BASE (APB1PERIPH_BASE + 0x00000000UL)
# define TIM3_BASE (APB1PERIPH_BASE + 0x00000400UL)
# define TIM4_BASE (APB1PERIPH_BASE + 0x00000800UL)
# define RTC_BASE (APB1PERIPH_BASE + 0x00002800UL)
# define WWDG_BASE (APB1PERIPH_BASE + 0x00002C00UL)
# define IWDG_BASE (APB1PERIPH_BASE + 0x00003000UL)
# define SPI2_BASE (APB1PERIPH_BASE + 0x00003800UL)
# define USART2_BASE (APB1PERIPH_BASE + 0x00004400UL)
# define USART3_BASE (APB1PERIPH_BASE + 0x00004800UL)
# define I2C1_BASE (APB1PERIPH_BASE + 0x00005400UL)
# define I2C2_BASE (APB1PERIPH_BASE + 0x00005800UL)
# define BKP_BASE (APB1PERIPH_BASE + 0x00006C00UL)
# define PWR_BASE (APB1PERIPH_BASE + 0x00007000UL)
# define AFIO_BASE (APB2PERIPH_BASE + 0x00000000UL)
# define EXTI_BASE (APB2PERIPH_BASE + 0x00000400UL)
# define GPIOA_BASE (APB2PERIPH_BASE + 0x00000800UL)
# define GPIOB_BASE (APB2PERIPH_BASE + 0x00000C00UL)
# define GPIOC_BASE (APB2PERIPH_BASE + 0x00001000UL)
# define GPIOD_BASE (APB2PERIPH_BASE + 0x00001400UL)
# define ADC1_BASE (APB2PERIPH_BASE + 0x00002400UL)
# define SPI1_BASE (APB2PERIPH_BASE + 0x00003000UL)
# define USART1_BASE (APB2PERIPH_BASE + 0x00003800UL)
# define DMA1_BASE (AHBPERIPH_BASE + 0x00000000UL)
# define DMA1_Channel1_BASE (AHBPERIPH_BASE + 0x00000008UL)
# define DMA1_Channel2_BASE (AHBPERIPH_BASE + 0x0000001CUL)
# define DMA1_Channel3_BASE (AHBPERIPH_BASE + 0x00000030UL)
# define DMA1_Channel4_BASE (AHBPERIPH_BASE + 0x00000044UL)
# define DMA1_Channel5_BASE (AHBPERIPH_BASE + 0x00000058UL)
# define DMA1_Channel6_BASE (AHBPERIPH_BASE + 0x0000006CUL)
# define DMA1_Channel7_BASE (AHBPERIPH_BASE + 0x00000080UL)
# define RCC_BASE (AHBPERIPH_BASE + 0x00001000UL)
# define CRC_BASE (AHBPERIPH_BASE + 0x00003000UL)
# define FLASH_R_BASE (AHBPERIPH_BASE + 0x00002000UL) /*!< Flash registers base address */
# define FLASHSIZE_BASE 0x1FFFF7E0UL /*!< FLASH Size register base address */
# define UID_BASE 0x1FFFF7E8UL /*!< Unique device ID register base address */
# define OB_BASE 0x1FFFF800UL /*!< Flash Option Bytes base address */
# define DBGMCU_BASE 0xE0042000UL /*!< Debug MCU registers base address */
2018-03-31 15:34:59 +02:00
/* USB device FS */
2019-07-22 02:29:14 +02:00
# define USB_BASE (APB1PERIPH_BASE + 0x00005C00UL) /*!< USB_IP Peripheral Registers base address */
# define USB_PMAADDR (APB1PERIPH_BASE + 0x00006000UL) /*!< USB_IP Packet Memory Area base address */
2018-03-31 15:34:59 +02:00
/**
* @ }
*/
/** @addtogroup Peripheral_declaration
* @ {
*/
# define TIM2 ((TIM_TypeDef *)TIM2_BASE)
# define TIM3 ((TIM_TypeDef *)TIM3_BASE)
# define TIM4 ((TIM_TypeDef *)TIM4_BASE)
# define RTC ((RTC_TypeDef *)RTC_BASE)
# define WWDG ((WWDG_TypeDef *)WWDG_BASE)
# define IWDG ((IWDG_TypeDef *)IWDG_BASE)
# define SPI2 ((SPI_TypeDef *)SPI2_BASE)
# define USART2 ((USART_TypeDef *)USART2_BASE)
# define USART3 ((USART_TypeDef *)USART3_BASE)
# define I2C1 ((I2C_TypeDef *)I2C1_BASE)
# define I2C2 ((I2C_TypeDef *)I2C2_BASE)
# define USB ((USB_TypeDef *)USB_BASE)
# define BKP ((BKP_TypeDef *)BKP_BASE)
# define PWR ((PWR_TypeDef *)PWR_BASE)
# define AFIO ((AFIO_TypeDef *)AFIO_BASE)
# define EXTI ((EXTI_TypeDef *)EXTI_BASE)
# define GPIOA ((GPIO_TypeDef *)GPIOA_BASE)
# define GPIOB ((GPIO_TypeDef *)GPIOB_BASE)
# define GPIOC ((GPIO_TypeDef *)GPIOC_BASE)
# define GPIOD ((GPIO_TypeDef *)GPIOD_BASE)
# define ADC1 ((ADC_TypeDef *)ADC1_BASE)
# define ADC1_COMMON ((ADC_Common_TypeDef *)ADC1_BASE)
# define SPI1 ((SPI_TypeDef *)SPI1_BASE)
# define USART1 ((USART_TypeDef *)USART1_BASE)
# define DMA1 ((DMA_TypeDef *)DMA1_BASE)
# define DMA1_Channel1 ((DMA_Channel_TypeDef *)DMA1_Channel1_BASE)
# define DMA1_Channel2 ((DMA_Channel_TypeDef *)DMA1_Channel2_BASE)
# define DMA1_Channel3 ((DMA_Channel_TypeDef *)DMA1_Channel3_BASE)
# define DMA1_Channel4 ((DMA_Channel_TypeDef *)DMA1_Channel4_BASE)
# define DMA1_Channel5 ((DMA_Channel_TypeDef *)DMA1_Channel5_BASE)
# define DMA1_Channel6 ((DMA_Channel_TypeDef *)DMA1_Channel6_BASE)
# define DMA1_Channel7 ((DMA_Channel_TypeDef *)DMA1_Channel7_BASE)
# define RCC ((RCC_TypeDef *)RCC_BASE)
# define CRC ((CRC_TypeDef *)CRC_BASE)
# define FLASH ((FLASH_TypeDef *)FLASH_R_BASE)
# define OB ((OB_TypeDef *)OB_BASE)
# define DBGMCU ((DBGMCU_TypeDef *)DBGMCU_BASE)
/**
* @ }
*/
/** @addtogroup Exported_constants
* @ {
*/
/** @addtogroup Peripheral_Registers_Bits_Definition
* @ {
*/
/******************************************************************************/
/* Peripheral Registers_Bits_Definition */
/******************************************************************************/
/******************************************************************************/
/* */
/* CRC calculation unit (CRC) */
/* */
/******************************************************************************/
/******************* Bit definition for CRC_DR register *********************/
# define CRC_DR_DR_Pos (0U)
2019-07-22 02:29:14 +02:00
# define CRC_DR_DR_Msk (0xFFFFFFFFUL << CRC_DR_DR_Pos) /*!< 0xFFFFFFFF */
2018-03-31 15:34:59 +02:00
# define CRC_DR_DR CRC_DR_DR_Msk /*!< Data register bits */
/******************* Bit definition for CRC_IDR register ********************/
# define CRC_IDR_IDR_Pos (0U)
2019-07-22 02:29:14 +02:00
# define CRC_IDR_IDR_Msk (0xFFUL << CRC_IDR_IDR_Pos) /*!< 0x000000FF */
2018-03-31 15:34:59 +02:00
# define CRC_IDR_IDR CRC_IDR_IDR_Msk /*!< General-purpose 8-bit data register bits */
/******************** Bit definition for CRC_CR register ********************/
# define CRC_CR_RESET_Pos (0U)
2019-07-22 02:29:14 +02:00
# define CRC_CR_RESET_Msk (0x1UL << CRC_CR_RESET_Pos) /*!< 0x00000001 */
2018-03-31 15:34:59 +02:00
# define CRC_CR_RESET CRC_CR_RESET_Msk /*!< RESET bit */
/******************************************************************************/
/* */
/* Power Control */
/* */
/******************************************************************************/
/******************** Bit definition for PWR_CR register ********************/
# define PWR_CR_LPDS_Pos (0U)
2019-07-22 02:29:14 +02:00
# define PWR_CR_LPDS_Msk (0x1UL << PWR_CR_LPDS_Pos) /*!< 0x00000001 */
2018-03-31 15:34:59 +02:00
# define PWR_CR_LPDS PWR_CR_LPDS_Msk /*!< Low-Power Deepsleep */
# define PWR_CR_PDDS_Pos (1U)
2019-07-22 02:29:14 +02:00
# define PWR_CR_PDDS_Msk (0x1UL << PWR_CR_PDDS_Pos) /*!< 0x00000002 */
2018-03-31 15:34:59 +02:00
# define PWR_CR_PDDS PWR_CR_PDDS_Msk /*!< Power Down Deepsleep */
# define PWR_CR_CWUF_Pos (2U)
2019-07-22 02:29:14 +02:00
# define PWR_CR_CWUF_Msk (0x1UL << PWR_CR_CWUF_Pos) /*!< 0x00000004 */
2018-03-31 15:34:59 +02:00
# define PWR_CR_CWUF PWR_CR_CWUF_Msk /*!< Clear Wakeup Flag */
# define PWR_CR_CSBF_Pos (3U)
2019-07-22 02:29:14 +02:00
# define PWR_CR_CSBF_Msk (0x1UL << PWR_CR_CSBF_Pos) /*!< 0x00000008 */
2018-03-31 15:34:59 +02:00
# define PWR_CR_CSBF PWR_CR_CSBF_Msk /*!< Clear Standby Flag */
# define PWR_CR_PVDE_Pos (4U)
2019-07-22 02:29:14 +02:00
# define PWR_CR_PVDE_Msk (0x1UL << PWR_CR_PVDE_Pos) /*!< 0x00000010 */
2018-03-31 15:34:59 +02:00
# define PWR_CR_PVDE PWR_CR_PVDE_Msk /*!< Power Voltage Detector Enable */
# define PWR_CR_PLS_Pos (5U)
2019-07-22 02:29:14 +02:00
# define PWR_CR_PLS_Msk (0x7UL << PWR_CR_PLS_Pos) /*!< 0x000000E0 */
2018-03-31 15:34:59 +02:00
# define PWR_CR_PLS PWR_CR_PLS_Msk /*!< PLS[2:0] bits (PVD Level Selection) */
2019-07-22 02:29:14 +02:00
# define PWR_CR_PLS_0 (0x1UL << PWR_CR_PLS_Pos) /*!< 0x00000020 */
# define PWR_CR_PLS_1 (0x2UL << PWR_CR_PLS_Pos) /*!< 0x00000040 */
# define PWR_CR_PLS_2 (0x4UL << PWR_CR_PLS_Pos) /*!< 0x00000080 */
2018-03-31 15:34:59 +02:00
/*!< PVD level configuration */
# define PWR_CR_PLS_LEV0 0x00000000U /*!< PVD level 2.2V */
# define PWR_CR_PLS_LEV1 0x00000020U /*!< PVD level 2.3V */
# define PWR_CR_PLS_LEV2 0x00000040U /*!< PVD level 2.4V */
# define PWR_CR_PLS_LEV3 0x00000060U /*!< PVD level 2.5V */
# define PWR_CR_PLS_LEV4 0x00000080U /*!< PVD level 2.6V */
# define PWR_CR_PLS_LEV5 0x000000A0U /*!< PVD level 2.7V */
# define PWR_CR_PLS_LEV6 0x000000C0U /*!< PVD level 2.8V */
# define PWR_CR_PLS_LEV7 0x000000E0U /*!< PVD level 2.9V */
/* Legacy defines */
# define PWR_CR_PLS_2V2 PWR_CR_PLS_LEV0
# define PWR_CR_PLS_2V3 PWR_CR_PLS_LEV1
# define PWR_CR_PLS_2V4 PWR_CR_PLS_LEV2
# define PWR_CR_PLS_2V5 PWR_CR_PLS_LEV3
# define PWR_CR_PLS_2V6 PWR_CR_PLS_LEV4
# define PWR_CR_PLS_2V7 PWR_CR_PLS_LEV5
# define PWR_CR_PLS_2V8 PWR_CR_PLS_LEV6
# define PWR_CR_PLS_2V9 PWR_CR_PLS_LEV7
# define PWR_CR_DBP_Pos (8U)
2019-07-22 02:29:14 +02:00
# define PWR_CR_DBP_Msk (0x1UL << PWR_CR_DBP_Pos) /*!< 0x00000100 */
2018-03-31 15:34:59 +02:00
# define PWR_CR_DBP PWR_CR_DBP_Msk /*!< Disable Backup Domain write protection */
/******************* Bit definition for PWR_CSR register ********************/
# define PWR_CSR_WUF_Pos (0U)
2019-07-22 02:29:14 +02:00
# define PWR_CSR_WUF_Msk (0x1UL << PWR_CSR_WUF_Pos) /*!< 0x00000001 */
2018-03-31 15:34:59 +02:00
# define PWR_CSR_WUF PWR_CSR_WUF_Msk /*!< Wakeup Flag */
# define PWR_CSR_SBF_Pos (1U)
2019-07-22 02:29:14 +02:00
# define PWR_CSR_SBF_Msk (0x1UL << PWR_CSR_SBF_Pos) /*!< 0x00000002 */
2018-03-31 15:34:59 +02:00
# define PWR_CSR_SBF PWR_CSR_SBF_Msk /*!< Standby Flag */
# define PWR_CSR_PVDO_Pos (2U)
2019-07-22 02:29:14 +02:00
# define PWR_CSR_PVDO_Msk (0x1UL << PWR_CSR_PVDO_Pos) /*!< 0x00000004 */
2018-03-31 15:34:59 +02:00
# define PWR_CSR_PVDO PWR_CSR_PVDO_Msk /*!< PVD Output */
# define PWR_CSR_EWUP_Pos (8U)
2019-07-22 02:29:14 +02:00
# define PWR_CSR_EWUP_Msk (0x1UL << PWR_CSR_EWUP_Pos) /*!< 0x00000100 */
2018-03-31 15:34:59 +02:00
# define PWR_CSR_EWUP PWR_CSR_EWUP_Msk /*!< Enable WKUP pin */
/******************************************************************************/
/* */
/* Backup registers */
/* */
/******************************************************************************/
/******************* Bit definition for BKP_DR1 register ********************/
# define BKP_DR1_D_Pos (0U)
2019-07-22 02:29:14 +02:00
# define BKP_DR1_D_Msk (0xFFFFUL << BKP_DR1_D_Pos) /*!< 0x0000FFFF */
2018-03-31 15:34:59 +02:00
# define BKP_DR1_D BKP_DR1_D_Msk /*!< Backup data */
/******************* Bit definition for BKP_DR2 register ********************/
# define BKP_DR2_D_Pos (0U)
2019-07-22 02:29:14 +02:00
# define BKP_DR2_D_Msk (0xFFFFUL << BKP_DR2_D_Pos) /*!< 0x0000FFFF */
2018-03-31 15:34:59 +02:00
# define BKP_DR2_D BKP_DR2_D_Msk /*!< Backup data */
/******************* Bit definition for BKP_DR3 register ********************/
# define BKP_DR3_D_Pos (0U)
2019-07-22 02:29:14 +02:00
# define BKP_DR3_D_Msk (0xFFFFUL << BKP_DR3_D_Pos) /*!< 0x0000FFFF */
2018-03-31 15:34:59 +02:00
# define BKP_DR3_D BKP_DR3_D_Msk /*!< Backup data */
/******************* Bit definition for BKP_DR4 register ********************/
# define BKP_DR4_D_Pos (0U)
2019-07-22 02:29:14 +02:00
# define BKP_DR4_D_Msk (0xFFFFUL << BKP_DR4_D_Pos) /*!< 0x0000FFFF */
2018-03-31 15:34:59 +02:00
# define BKP_DR4_D BKP_DR4_D_Msk /*!< Backup data */
/******************* Bit definition for BKP_DR5 register ********************/
# define BKP_DR5_D_Pos (0U)
2019-07-22 02:29:14 +02:00
# define BKP_DR5_D_Msk (0xFFFFUL << BKP_DR5_D_Pos) /*!< 0x0000FFFF */
2018-03-31 15:34:59 +02:00
# define BKP_DR5_D BKP_DR5_D_Msk /*!< Backup data */
/******************* Bit definition for BKP_DR6 register ********************/
# define BKP_DR6_D_Pos (0U)
2019-07-22 02:29:14 +02:00
# define BKP_DR6_D_Msk (0xFFFFUL << BKP_DR6_D_Pos) /*!< 0x0000FFFF */
2018-03-31 15:34:59 +02:00
# define BKP_DR6_D BKP_DR6_D_Msk /*!< Backup data */
/******************* Bit definition for BKP_DR7 register ********************/
# define BKP_DR7_D_Pos (0U)
2019-07-22 02:29:14 +02:00
# define BKP_DR7_D_Msk (0xFFFFUL << BKP_DR7_D_Pos) /*!< 0x0000FFFF */
2018-03-31 15:34:59 +02:00
# define BKP_DR7_D BKP_DR7_D_Msk /*!< Backup data */
/******************* Bit definition for BKP_DR8 register ********************/
# define BKP_DR8_D_Pos (0U)
2019-07-22 02:29:14 +02:00
# define BKP_DR8_D_Msk (0xFFFFUL << BKP_DR8_D_Pos) /*!< 0x0000FFFF */
2018-03-31 15:34:59 +02:00
# define BKP_DR8_D BKP_DR8_D_Msk /*!< Backup data */
/******************* Bit definition for BKP_DR9 register ********************/
# define BKP_DR9_D_Pos (0U)
2019-07-22 02:29:14 +02:00
# define BKP_DR9_D_Msk (0xFFFFUL << BKP_DR9_D_Pos) /*!< 0x0000FFFF */
2018-03-31 15:34:59 +02:00
# define BKP_DR9_D BKP_DR9_D_Msk /*!< Backup data */
/******************* Bit definition for BKP_DR10 register *******************/
# define BKP_DR10_D_Pos (0U)
2019-07-22 02:29:14 +02:00
# define BKP_DR10_D_Msk (0xFFFFUL << BKP_DR10_D_Pos) /*!< 0x0000FFFF */
2018-03-31 15:34:59 +02:00
# define BKP_DR10_D BKP_DR10_D_Msk /*!< Backup data */
# define RTC_BKP_NUMBER 10
/****************** Bit definition for BKP_RTCCR register *******************/
# define BKP_RTCCR_CAL_Pos (0U)
2019-07-22 02:29:14 +02:00
# define BKP_RTCCR_CAL_Msk (0x7FUL << BKP_RTCCR_CAL_Pos) /*!< 0x0000007F */
2018-03-31 15:34:59 +02:00
# define BKP_RTCCR_CAL BKP_RTCCR_CAL_Msk /*!< Calibration value */
# define BKP_RTCCR_CCO_Pos (7U)
2019-07-22 02:29:14 +02:00
# define BKP_RTCCR_CCO_Msk (0x1UL << BKP_RTCCR_CCO_Pos) /*!< 0x00000080 */
2018-03-31 15:34:59 +02:00
# define BKP_RTCCR_CCO BKP_RTCCR_CCO_Msk /*!< Calibration Clock Output */
# define BKP_RTCCR_ASOE_Pos (8U)
2019-07-22 02:29:14 +02:00
# define BKP_RTCCR_ASOE_Msk (0x1UL << BKP_RTCCR_ASOE_Pos) /*!< 0x00000100 */
2018-03-31 15:34:59 +02:00
# define BKP_RTCCR_ASOE BKP_RTCCR_ASOE_Msk /*!< Alarm or Second Output Enable */
# define BKP_RTCCR_ASOS_Pos (9U)
2019-07-22 02:29:14 +02:00
# define BKP_RTCCR_ASOS_Msk (0x1UL << BKP_RTCCR_ASOS_Pos) /*!< 0x00000200 */
2018-03-31 15:34:59 +02:00
# define BKP_RTCCR_ASOS BKP_RTCCR_ASOS_Msk /*!< Alarm or Second Output Selection */
/******************** Bit definition for BKP_CR register ********************/
# define BKP_CR_TPE_Pos (0U)
2019-07-22 02:29:14 +02:00
# define BKP_CR_TPE_Msk (0x1UL << BKP_CR_TPE_Pos) /*!< 0x00000001 */
2018-03-31 15:34:59 +02:00
# define BKP_CR_TPE BKP_CR_TPE_Msk /*!< TAMPER pin enable */
# define BKP_CR_TPAL_Pos (1U)
2019-07-22 02:29:14 +02:00
# define BKP_CR_TPAL_Msk (0x1UL << BKP_CR_TPAL_Pos) /*!< 0x00000002 */
2018-03-31 15:34:59 +02:00
# define BKP_CR_TPAL BKP_CR_TPAL_Msk /*!< TAMPER pin active level */
/******************* Bit definition for BKP_CSR register ********************/
# define BKP_CSR_CTE_Pos (0U)
2019-07-22 02:29:14 +02:00
# define BKP_CSR_CTE_Msk (0x1UL << BKP_CSR_CTE_Pos) /*!< 0x00000001 */
2018-03-31 15:34:59 +02:00
# define BKP_CSR_CTE BKP_CSR_CTE_Msk /*!< Clear Tamper event */
# define BKP_CSR_CTI_Pos (1U)
2019-07-22 02:29:14 +02:00
# define BKP_CSR_CTI_Msk (0x1UL << BKP_CSR_CTI_Pos) /*!< 0x00000002 */
2018-03-31 15:34:59 +02:00
# define BKP_CSR_CTI BKP_CSR_CTI_Msk /*!< Clear Tamper Interrupt */
# define BKP_CSR_TPIE_Pos (2U)
2019-07-22 02:29:14 +02:00
# define BKP_CSR_TPIE_Msk (0x1UL << BKP_CSR_TPIE_Pos) /*!< 0x00000004 */
2018-03-31 15:34:59 +02:00
# define BKP_CSR_TPIE BKP_CSR_TPIE_Msk /*!< TAMPER Pin interrupt enable */
# define BKP_CSR_TEF_Pos (8U)
2019-07-22 02:29:14 +02:00
# define BKP_CSR_TEF_Msk (0x1UL << BKP_CSR_TEF_Pos) /*!< 0x00000100 */
2018-03-31 15:34:59 +02:00
# define BKP_CSR_TEF BKP_CSR_TEF_Msk /*!< Tamper Event Flag */
# define BKP_CSR_TIF_Pos (9U)
2019-07-22 02:29:14 +02:00
# define BKP_CSR_TIF_Msk (0x1UL << BKP_CSR_TIF_Pos) /*!< 0x00000200 */
2018-03-31 15:34:59 +02:00
# define BKP_CSR_TIF BKP_CSR_TIF_Msk /*!< Tamper Interrupt Flag */
/******************************************************************************/
/* */
/* Reset and Clock Control */
/* */
/******************************************************************************/
/******************** Bit definition for RCC_CR register ********************/
# define RCC_CR_HSION_Pos (0U)
2019-07-22 02:29:14 +02:00
# define RCC_CR_HSION_Msk (0x1UL << RCC_CR_HSION_Pos) /*!< 0x00000001 */
2018-03-31 15:34:59 +02:00
# define RCC_CR_HSION RCC_CR_HSION_Msk /*!< Internal High Speed clock enable */
# define RCC_CR_HSIRDY_Pos (1U)
2019-07-22 02:29:14 +02:00
# define RCC_CR_HSIRDY_Msk (0x1UL << RCC_CR_HSIRDY_Pos) /*!< 0x00000002 */
2018-03-31 15:34:59 +02:00
# define RCC_CR_HSIRDY RCC_CR_HSIRDY_Msk /*!< Internal High Speed clock ready flag */
# define RCC_CR_HSITRIM_Pos (3U)
2019-07-22 02:29:14 +02:00
# define RCC_CR_HSITRIM_Msk (0x1FUL << RCC_CR_HSITRIM_Pos) /*!< 0x000000F8 */
2018-03-31 15:34:59 +02:00
# define RCC_CR_HSITRIM RCC_CR_HSITRIM_Msk /*!< Internal High Speed clock trimming */
# define RCC_CR_HSICAL_Pos (8U)
2019-07-22 02:29:14 +02:00
# define RCC_CR_HSICAL_Msk (0xFFUL << RCC_CR_HSICAL_Pos) /*!< 0x0000FF00 */
2018-03-31 15:34:59 +02:00
# define RCC_CR_HSICAL RCC_CR_HSICAL_Msk /*!< Internal High Speed clock Calibration */
# define RCC_CR_HSEON_Pos (16U)
2019-07-22 02:29:14 +02:00
# define RCC_CR_HSEON_Msk (0x1UL << RCC_CR_HSEON_Pos) /*!< 0x00010000 */
2018-03-31 15:34:59 +02:00
# define RCC_CR_HSEON RCC_CR_HSEON_Msk /*!< External High Speed clock enable */
# define RCC_CR_HSERDY_Pos (17U)
2019-07-22 02:29:14 +02:00
# define RCC_CR_HSERDY_Msk (0x1UL << RCC_CR_HSERDY_Pos) /*!< 0x00020000 */
2018-03-31 15:34:59 +02:00
# define RCC_CR_HSERDY RCC_CR_HSERDY_Msk /*!< External High Speed clock ready flag */
# define RCC_CR_HSEBYP_Pos (18U)
2019-07-22 02:29:14 +02:00
# define RCC_CR_HSEBYP_Msk (0x1UL << RCC_CR_HSEBYP_Pos) /*!< 0x00040000 */
2018-03-31 15:34:59 +02:00
# define RCC_CR_HSEBYP RCC_CR_HSEBYP_Msk /*!< External High Speed clock Bypass */
# define RCC_CR_CSSON_Pos (19U)
2019-07-22 02:29:14 +02:00
# define RCC_CR_CSSON_Msk (0x1UL << RCC_CR_CSSON_Pos) /*!< 0x00080000 */
2018-03-31 15:34:59 +02:00
# define RCC_CR_CSSON RCC_CR_CSSON_Msk /*!< Clock Security System enable */
# define RCC_CR_PLLON_Pos (24U)
2019-07-22 02:29:14 +02:00
# define RCC_CR_PLLON_Msk (0x1UL << RCC_CR_PLLON_Pos) /*!< 0x01000000 */
2018-03-31 15:34:59 +02:00
# define RCC_CR_PLLON RCC_CR_PLLON_Msk /*!< PLL enable */
# define RCC_CR_PLLRDY_Pos (25U)
2019-07-22 02:29:14 +02:00
# define RCC_CR_PLLRDY_Msk (0x1UL << RCC_CR_PLLRDY_Pos) /*!< 0x02000000 */
2018-03-31 15:34:59 +02:00
# define RCC_CR_PLLRDY RCC_CR_PLLRDY_Msk /*!< PLL clock ready flag */
/******************* Bit definition for RCC_CFGR register *******************/
/*!< SW configuration */
# define RCC_CFGR_SW_Pos (0U)
2019-07-22 02:29:14 +02:00
# define RCC_CFGR_SW_Msk (0x3UL << RCC_CFGR_SW_Pos) /*!< 0x00000003 */
2018-03-31 15:34:59 +02:00
# define RCC_CFGR_SW RCC_CFGR_SW_Msk /*!< SW[1:0] bits (System clock Switch) */
2019-07-22 02:29:14 +02:00
# define RCC_CFGR_SW_0 (0x1UL << RCC_CFGR_SW_Pos) /*!< 0x00000001 */
# define RCC_CFGR_SW_1 (0x2UL << RCC_CFGR_SW_Pos) /*!< 0x00000002 */
2018-03-31 15:34:59 +02:00
# define RCC_CFGR_SW_HSI 0x00000000U /*!< HSI selected as system clock */
# define RCC_CFGR_SW_HSE 0x00000001U /*!< HSE selected as system clock */
# define RCC_CFGR_SW_PLL 0x00000002U /*!< PLL selected as system clock */
/*!< SWS configuration */
# define RCC_CFGR_SWS_Pos (2U)
2019-07-22 02:29:14 +02:00
# define RCC_CFGR_SWS_Msk (0x3UL << RCC_CFGR_SWS_Pos) /*!< 0x0000000C */
2018-03-31 15:34:59 +02:00
# define RCC_CFGR_SWS RCC_CFGR_SWS_Msk /*!< SWS[1:0] bits (System Clock Switch Status) */
2019-07-22 02:29:14 +02:00
# define RCC_CFGR_SWS_0 (0x1UL << RCC_CFGR_SWS_Pos) /*!< 0x00000004 */
# define RCC_CFGR_SWS_1 (0x2UL << RCC_CFGR_SWS_Pos) /*!< 0x00000008 */
2018-03-31 15:34:59 +02:00
# define RCC_CFGR_SWS_HSI 0x00000000U /*!< HSI oscillator used as system clock */
# define RCC_CFGR_SWS_HSE 0x00000004U /*!< HSE oscillator used as system clock */
# define RCC_CFGR_SWS_PLL 0x00000008U /*!< PLL used as system clock */
/*!< HPRE configuration */
# define RCC_CFGR_HPRE_Pos (4U)
2019-07-22 02:29:14 +02:00
# define RCC_CFGR_HPRE_Msk (0xFUL << RCC_CFGR_HPRE_Pos) /*!< 0x000000F0 */
2018-03-31 15:34:59 +02:00
# define RCC_CFGR_HPRE RCC_CFGR_HPRE_Msk /*!< HPRE[3:0] bits (AHB prescaler) */
2019-07-22 02:29:14 +02:00
# define RCC_CFGR_HPRE_0 (0x1UL << RCC_CFGR_HPRE_Pos) /*!< 0x00000010 */
# define RCC_CFGR_HPRE_1 (0x2UL << RCC_CFGR_HPRE_Pos) /*!< 0x00000020 */
# define RCC_CFGR_HPRE_2 (0x4UL << RCC_CFGR_HPRE_Pos) /*!< 0x00000040 */
# define RCC_CFGR_HPRE_3 (0x8UL << RCC_CFGR_HPRE_Pos) /*!< 0x00000080 */
2018-03-31 15:34:59 +02:00
# define RCC_CFGR_HPRE_DIV1 0x00000000U /*!< SYSCLK not divided */
# define RCC_CFGR_HPRE_DIV2 0x00000080U /*!< SYSCLK divided by 2 */
# define RCC_CFGR_HPRE_DIV4 0x00000090U /*!< SYSCLK divided by 4 */
# define RCC_CFGR_HPRE_DIV8 0x000000A0U /*!< SYSCLK divided by 8 */
# define RCC_CFGR_HPRE_DIV16 0x000000B0U /*!< SYSCLK divided by 16 */
# define RCC_CFGR_HPRE_DIV64 0x000000C0U /*!< SYSCLK divided by 64 */
# define RCC_CFGR_HPRE_DIV128 0x000000D0U /*!< SYSCLK divided by 128 */
# define RCC_CFGR_HPRE_DIV256 0x000000E0U /*!< SYSCLK divided by 256 */
# define RCC_CFGR_HPRE_DIV512 0x000000F0U /*!< SYSCLK divided by 512 */
/*!< PPRE1 configuration */
# define RCC_CFGR_PPRE1_Pos (8U)
2019-07-22 02:29:14 +02:00
# define RCC_CFGR_PPRE1_Msk (0x7UL << RCC_CFGR_PPRE1_Pos) /*!< 0x00000700 */
2018-03-31 15:34:59 +02:00
# define RCC_CFGR_PPRE1 RCC_CFGR_PPRE1_Msk /*!< PRE1[2:0] bits (APB1 prescaler) */
2019-07-22 02:29:14 +02:00
# define RCC_CFGR_PPRE1_0 (0x1UL << RCC_CFGR_PPRE1_Pos) /*!< 0x00000100 */
# define RCC_CFGR_PPRE1_1 (0x2UL << RCC_CFGR_PPRE1_Pos) /*!< 0x00000200 */
# define RCC_CFGR_PPRE1_2 (0x4UL << RCC_CFGR_PPRE1_Pos) /*!< 0x00000400 */
2018-03-31 15:34:59 +02:00
# define RCC_CFGR_PPRE1_DIV1 0x00000000U /*!< HCLK not divided */
# define RCC_CFGR_PPRE1_DIV2 0x00000400U /*!< HCLK divided by 2 */
# define RCC_CFGR_PPRE1_DIV4 0x00000500U /*!< HCLK divided by 4 */
# define RCC_CFGR_PPRE1_DIV8 0x00000600U /*!< HCLK divided by 8 */
# define RCC_CFGR_PPRE1_DIV16 0x00000700U /*!< HCLK divided by 16 */
/*!< PPRE2 configuration */
# define RCC_CFGR_PPRE2_Pos (11U)
2019-07-22 02:29:14 +02:00
# define RCC_CFGR_PPRE2_Msk (0x7UL << RCC_CFGR_PPRE2_Pos) /*!< 0x00003800 */
2018-03-31 15:34:59 +02:00
# define RCC_CFGR_PPRE2 RCC_CFGR_PPRE2_Msk /*!< PRE2[2:0] bits (APB2 prescaler) */
2019-07-22 02:29:14 +02:00
# define RCC_CFGR_PPRE2_0 (0x1UL << RCC_CFGR_PPRE2_Pos) /*!< 0x00000800 */
# define RCC_CFGR_PPRE2_1 (0x2UL << RCC_CFGR_PPRE2_Pos) /*!< 0x00001000 */
# define RCC_CFGR_PPRE2_2 (0x4UL << RCC_CFGR_PPRE2_Pos) /*!< 0x00002000 */
2018-03-31 15:34:59 +02:00
# define RCC_CFGR_PPRE2_DIV1 0x00000000U /*!< HCLK not divided */
# define RCC_CFGR_PPRE2_DIV2 0x00002000U /*!< HCLK divided by 2 */
# define RCC_CFGR_PPRE2_DIV4 0x00002800U /*!< HCLK divided by 4 */
# define RCC_CFGR_PPRE2_DIV8 0x00003000U /*!< HCLK divided by 8 */
# define RCC_CFGR_PPRE2_DIV16 0x00003800U /*!< HCLK divided by 16 */
/*!< ADCPPRE configuration */
# define RCC_CFGR_ADCPRE_Pos (14U)
2019-07-22 02:29:14 +02:00
# define RCC_CFGR_ADCPRE_Msk (0x3UL << RCC_CFGR_ADCPRE_Pos) /*!< 0x0000C000 */
2018-03-31 15:34:59 +02:00
# define RCC_CFGR_ADCPRE RCC_CFGR_ADCPRE_Msk /*!< ADCPRE[1:0] bits (ADC prescaler) */
2019-07-22 02:29:14 +02:00
# define RCC_CFGR_ADCPRE_0 (0x1UL << RCC_CFGR_ADCPRE_Pos) /*!< 0x00004000 */
# define RCC_CFGR_ADCPRE_1 (0x2UL << RCC_CFGR_ADCPRE_Pos) /*!< 0x00008000 */
2018-03-31 15:34:59 +02:00
# define RCC_CFGR_ADCPRE_DIV2 0x00000000U /*!< PCLK2 divided by 2 */
# define RCC_CFGR_ADCPRE_DIV4 0x00004000U /*!< PCLK2 divided by 4 */
# define RCC_CFGR_ADCPRE_DIV6 0x00008000U /*!< PCLK2 divided by 6 */
# define RCC_CFGR_ADCPRE_DIV8 0x0000C000U /*!< PCLK2 divided by 8 */
# define RCC_CFGR_PLLSRC_Pos (16U)
2019-07-22 02:29:14 +02:00
# define RCC_CFGR_PLLSRC_Msk (0x1UL << RCC_CFGR_PLLSRC_Pos) /*!< 0x00010000 */
2018-03-31 15:34:59 +02:00
# define RCC_CFGR_PLLSRC RCC_CFGR_PLLSRC_Msk /*!< PLL entry clock source */
# define RCC_CFGR_PLLXTPRE_Pos (17U)
2019-07-22 02:29:14 +02:00
# define RCC_CFGR_PLLXTPRE_Msk (0x1UL << RCC_CFGR_PLLXTPRE_Pos) /*!< 0x00020000 */
2018-03-31 15:34:59 +02:00
# define RCC_CFGR_PLLXTPRE RCC_CFGR_PLLXTPRE_Msk /*!< HSE divider for PLL entry */
/*!< PLLMUL configuration */
# define RCC_CFGR_PLLMULL_Pos (18U)
2019-07-22 02:29:14 +02:00
# define RCC_CFGR_PLLMULL_Msk (0xFUL << RCC_CFGR_PLLMULL_Pos) /*!< 0x003C0000 */
2018-03-31 15:34:59 +02:00
# define RCC_CFGR_PLLMULL RCC_CFGR_PLLMULL_Msk /*!< PLLMUL[3:0] bits (PLL multiplication factor) */
2019-07-22 02:29:14 +02:00
# define RCC_CFGR_PLLMULL_0 (0x1UL << RCC_CFGR_PLLMULL_Pos) /*!< 0x00040000 */
# define RCC_CFGR_PLLMULL_1 (0x2UL << RCC_CFGR_PLLMULL_Pos) /*!< 0x00080000 */
# define RCC_CFGR_PLLMULL_2 (0x4UL << RCC_CFGR_PLLMULL_Pos) /*!< 0x00100000 */
# define RCC_CFGR_PLLMULL_3 (0x8UL << RCC_CFGR_PLLMULL_Pos) /*!< 0x00200000 */
2018-03-31 15:34:59 +02:00
# define RCC_CFGR_PLLXTPRE_HSE 0x00000000U /*!< HSE clock not divided for PLL entry */
# define RCC_CFGR_PLLXTPRE_HSE_DIV2 0x00020000U /*!< HSE clock divided by 2 for PLL entry */
# define RCC_CFGR_PLLMULL2 0x00000000U /*!< PLL input clock*2 */
# define RCC_CFGR_PLLMULL3_Pos (18U)
2019-07-22 02:29:14 +02:00
# define RCC_CFGR_PLLMULL3_Msk (0x1UL << RCC_CFGR_PLLMULL3_Pos) /*!< 0x00040000 */
2018-03-31 15:34:59 +02:00
# define RCC_CFGR_PLLMULL3 RCC_CFGR_PLLMULL3_Msk /*!< PLL input clock*3 */
# define RCC_CFGR_PLLMULL4_Pos (19U)
2019-07-22 02:29:14 +02:00
# define RCC_CFGR_PLLMULL4_Msk (0x1UL << RCC_CFGR_PLLMULL4_Pos) /*!< 0x00080000 */
2018-03-31 15:34:59 +02:00
# define RCC_CFGR_PLLMULL4 RCC_CFGR_PLLMULL4_Msk /*!< PLL input clock*4 */
# define RCC_CFGR_PLLMULL5_Pos (18U)
2019-07-22 02:29:14 +02:00
# define RCC_CFGR_PLLMULL5_Msk (0x3UL << RCC_CFGR_PLLMULL5_Pos) /*!< 0x000C0000 */
2018-03-31 15:34:59 +02:00
# define RCC_CFGR_PLLMULL5 RCC_CFGR_PLLMULL5_Msk /*!< PLL input clock*5 */
# define RCC_CFGR_PLLMULL6_Pos (20U)
2019-07-22 02:29:14 +02:00
# define RCC_CFGR_PLLMULL6_Msk (0x1UL << RCC_CFGR_PLLMULL6_Pos) /*!< 0x00100000 */
2018-03-31 15:34:59 +02:00
# define RCC_CFGR_PLLMULL6 RCC_CFGR_PLLMULL6_Msk /*!< PLL input clock*6 */
# define RCC_CFGR_PLLMULL7_Pos (18U)
2019-07-22 02:29:14 +02:00
# define RCC_CFGR_PLLMULL7_Msk (0x5UL << RCC_CFGR_PLLMULL7_Pos) /*!< 0x00140000 */
2018-03-31 15:34:59 +02:00
# define RCC_CFGR_PLLMULL7 RCC_CFGR_PLLMULL7_Msk /*!< PLL input clock*7 */
# define RCC_CFGR_PLLMULL8_Pos (19U)
2019-07-22 02:29:14 +02:00
# define RCC_CFGR_PLLMULL8_Msk (0x3UL << RCC_CFGR_PLLMULL8_Pos) /*!< 0x00180000 */
2018-03-31 15:34:59 +02:00
# define RCC_CFGR_PLLMULL8 RCC_CFGR_PLLMULL8_Msk /*!< PLL input clock*8 */
# define RCC_CFGR_PLLMULL9_Pos (18U)
2019-07-22 02:29:14 +02:00
# define RCC_CFGR_PLLMULL9_Msk (0x7UL << RCC_CFGR_PLLMULL9_Pos) /*!< 0x001C0000 */
2018-03-31 15:34:59 +02:00
# define RCC_CFGR_PLLMULL9 RCC_CFGR_PLLMULL9_Msk /*!< PLL input clock*9 */
# define RCC_CFGR_PLLMULL10_Pos (21U)
2019-07-22 02:29:14 +02:00
# define RCC_CFGR_PLLMULL10_Msk (0x1UL << RCC_CFGR_PLLMULL10_Pos) /*!< 0x00200000 */
2018-03-31 15:34:59 +02:00
# define RCC_CFGR_PLLMULL10 RCC_CFGR_PLLMULL10_Msk /*!< PLL input clock10 */
# define RCC_CFGR_PLLMULL11_Pos (18U)
2019-07-22 02:29:14 +02:00
# define RCC_CFGR_PLLMULL11_Msk (0x9UL << RCC_CFGR_PLLMULL11_Pos) /*!< 0x00240000 */
2018-03-31 15:34:59 +02:00
# define RCC_CFGR_PLLMULL11 RCC_CFGR_PLLMULL11_Msk /*!< PLL input clock*11 */
# define RCC_CFGR_PLLMULL12_Pos (19U)
2019-07-22 02:29:14 +02:00
# define RCC_CFGR_PLLMULL12_Msk (0x5UL << RCC_CFGR_PLLMULL12_Pos) /*!< 0x00280000 */
2018-03-31 15:34:59 +02:00
# define RCC_CFGR_PLLMULL12 RCC_CFGR_PLLMULL12_Msk /*!< PLL input clock*12 */
# define RCC_CFGR_PLLMULL13_Pos (18U)
2019-07-22 02:29:14 +02:00
# define RCC_CFGR_PLLMULL13_Msk (0xBUL << RCC_CFGR_PLLMULL13_Pos) /*!< 0x002C0000 */
2018-03-31 15:34:59 +02:00
# define RCC_CFGR_PLLMULL13 RCC_CFGR_PLLMULL13_Msk /*!< PLL input clock*13 */
# define RCC_CFGR_PLLMULL14_Pos (20U)
2019-07-22 02:29:14 +02:00
# define RCC_CFGR_PLLMULL14_Msk (0x3UL << RCC_CFGR_PLLMULL14_Pos) /*!< 0x00300000 */
2018-03-31 15:34:59 +02:00
# define RCC_CFGR_PLLMULL14 RCC_CFGR_PLLMULL14_Msk /*!< PLL input clock*14 */
# define RCC_CFGR_PLLMULL15_Pos (18U)
2019-07-22 02:29:14 +02:00
# define RCC_CFGR_PLLMULL15_Msk (0xDUL << RCC_CFGR_PLLMULL15_Pos) /*!< 0x00340000 */
2018-03-31 15:34:59 +02:00
# define RCC_CFGR_PLLMULL15 RCC_CFGR_PLLMULL15_Msk /*!< PLL input clock*15 */
# define RCC_CFGR_PLLMULL16_Pos (19U)
2019-07-22 02:29:14 +02:00
# define RCC_CFGR_PLLMULL16_Msk (0x7UL << RCC_CFGR_PLLMULL16_Pos) /*!< 0x00380000 */
2018-03-31 15:34:59 +02:00
# define RCC_CFGR_PLLMULL16 RCC_CFGR_PLLMULL16_Msk /*!< PLL input clock*16 */
# define RCC_CFGR_USBPRE_Pos (22U)
2019-07-22 02:29:14 +02:00
# define RCC_CFGR_USBPRE_Msk (0x1UL << RCC_CFGR_USBPRE_Pos) /*!< 0x00400000 */
2018-03-31 15:34:59 +02:00
# define RCC_CFGR_USBPRE RCC_CFGR_USBPRE_Msk /*!< USB Device prescaler */
/*!< MCO configuration */
# define RCC_CFGR_MCO_Pos (24U)
2019-07-22 02:29:14 +02:00
# define RCC_CFGR_MCO_Msk (0x7UL << RCC_CFGR_MCO_Pos) /*!< 0x07000000 */
2018-03-31 15:34:59 +02:00
# define RCC_CFGR_MCO RCC_CFGR_MCO_Msk /*!< MCO[2:0] bits (Microcontroller Clock Output) */
2019-07-22 02:29:14 +02:00
# define RCC_CFGR_MCO_0 (0x1UL << RCC_CFGR_MCO_Pos) /*!< 0x01000000 */
# define RCC_CFGR_MCO_1 (0x2UL << RCC_CFGR_MCO_Pos) /*!< 0x02000000 */
# define RCC_CFGR_MCO_2 (0x4UL << RCC_CFGR_MCO_Pos) /*!< 0x04000000 */
2018-03-31 15:34:59 +02:00
# define RCC_CFGR_MCO_NOCLOCK 0x00000000U /*!< No clock */
# define RCC_CFGR_MCO_SYSCLK 0x04000000U /*!< System clock selected as MCO source */
# define RCC_CFGR_MCO_HSI 0x05000000U /*!< HSI clock selected as MCO source */
# define RCC_CFGR_MCO_HSE 0x06000000U /*!< HSE clock selected as MCO source */
# define RCC_CFGR_MCO_PLLCLK_DIV2 0x07000000U /*!< PLL clock divided by 2 selected as MCO source */
/* Reference defines */
# define RCC_CFGR_MCOSEL RCC_CFGR_MCO
# define RCC_CFGR_MCOSEL_0 RCC_CFGR_MCO_0
# define RCC_CFGR_MCOSEL_1 RCC_CFGR_MCO_1
# define RCC_CFGR_MCOSEL_2 RCC_CFGR_MCO_2
# define RCC_CFGR_MCOSEL_NOCLOCK RCC_CFGR_MCO_NOCLOCK
# define RCC_CFGR_MCOSEL_SYSCLK RCC_CFGR_MCO_SYSCLK
# define RCC_CFGR_MCOSEL_HSI RCC_CFGR_MCO_HSI
# define RCC_CFGR_MCOSEL_HSE RCC_CFGR_MCO_HSE
# define RCC_CFGR_MCOSEL_PLL_DIV2 RCC_CFGR_MCO_PLLCLK_DIV2
/*!<****************** Bit definition for RCC_CIR register ********************/
# define RCC_CIR_LSIRDYF_Pos (0U)
2019-07-22 02:29:14 +02:00
# define RCC_CIR_LSIRDYF_Msk (0x1UL << RCC_CIR_LSIRDYF_Pos) /*!< 0x00000001 */
2018-03-31 15:34:59 +02:00
# define RCC_CIR_LSIRDYF RCC_CIR_LSIRDYF_Msk /*!< LSI Ready Interrupt flag */
# define RCC_CIR_LSERDYF_Pos (1U)
2019-07-22 02:29:14 +02:00
# define RCC_CIR_LSERDYF_Msk (0x1UL << RCC_CIR_LSERDYF_Pos) /*!< 0x00000002 */
2018-03-31 15:34:59 +02:00
# define RCC_CIR_LSERDYF RCC_CIR_LSERDYF_Msk /*!< LSE Ready Interrupt flag */
# define RCC_CIR_HSIRDYF_Pos (2U)
2019-07-22 02:29:14 +02:00
# define RCC_CIR_HSIRDYF_Msk (0x1UL << RCC_CIR_HSIRDYF_Pos) /*!< 0x00000004 */
2018-03-31 15:34:59 +02:00
# define RCC_CIR_HSIRDYF RCC_CIR_HSIRDYF_Msk /*!< HSI Ready Interrupt flag */
# define RCC_CIR_HSERDYF_Pos (3U)
2019-07-22 02:29:14 +02:00
# define RCC_CIR_HSERDYF_Msk (0x1UL << RCC_CIR_HSERDYF_Pos) /*!< 0x00000008 */
2018-03-31 15:34:59 +02:00
# define RCC_CIR_HSERDYF RCC_CIR_HSERDYF_Msk /*!< HSE Ready Interrupt flag */
# define RCC_CIR_PLLRDYF_Pos (4U)
2019-07-22 02:29:14 +02:00
# define RCC_CIR_PLLRDYF_Msk (0x1UL << RCC_CIR_PLLRDYF_Pos) /*!< 0x00000010 */
2018-03-31 15:34:59 +02:00
# define RCC_CIR_PLLRDYF RCC_CIR_PLLRDYF_Msk /*!< PLL Ready Interrupt flag */
# define RCC_CIR_CSSF_Pos (7U)
2019-07-22 02:29:14 +02:00
# define RCC_CIR_CSSF_Msk (0x1UL << RCC_CIR_CSSF_Pos) /*!< 0x00000080 */
2018-03-31 15:34:59 +02:00
# define RCC_CIR_CSSF RCC_CIR_CSSF_Msk /*!< Clock Security System Interrupt flag */
# define RCC_CIR_LSIRDYIE_Pos (8U)
2019-07-22 02:29:14 +02:00
# define RCC_CIR_LSIRDYIE_Msk (0x1UL << RCC_CIR_LSIRDYIE_Pos) /*!< 0x00000100 */
2018-03-31 15:34:59 +02:00
# define RCC_CIR_LSIRDYIE RCC_CIR_LSIRDYIE_Msk /*!< LSI Ready Interrupt Enable */
# define RCC_CIR_LSERDYIE_Pos (9U)
2019-07-22 02:29:14 +02:00
# define RCC_CIR_LSERDYIE_Msk (0x1UL << RCC_CIR_LSERDYIE_Pos) /*!< 0x00000200 */
2018-03-31 15:34:59 +02:00
# define RCC_CIR_LSERDYIE RCC_CIR_LSERDYIE_Msk /*!< LSE Ready Interrupt Enable */
# define RCC_CIR_HSIRDYIE_Pos (10U)
2019-07-22 02:29:14 +02:00
# define RCC_CIR_HSIRDYIE_Msk (0x1UL << RCC_CIR_HSIRDYIE_Pos) /*!< 0x00000400 */
2018-03-31 15:34:59 +02:00
# define RCC_CIR_HSIRDYIE RCC_CIR_HSIRDYIE_Msk /*!< HSI Ready Interrupt Enable */
# define RCC_CIR_HSERDYIE_Pos (11U)
2019-07-22 02:29:14 +02:00
# define RCC_CIR_HSERDYIE_Msk (0x1UL << RCC_CIR_HSERDYIE_Pos) /*!< 0x00000800 */
2018-03-31 15:34:59 +02:00
# define RCC_CIR_HSERDYIE RCC_CIR_HSERDYIE_Msk /*!< HSE Ready Interrupt Enable */
# define RCC_CIR_PLLRDYIE_Pos (12U)
2019-07-22 02:29:14 +02:00
# define RCC_CIR_PLLRDYIE_Msk (0x1UL << RCC_CIR_PLLRDYIE_Pos) /*!< 0x00001000 */
2018-03-31 15:34:59 +02:00
# define RCC_CIR_PLLRDYIE RCC_CIR_PLLRDYIE_Msk /*!< PLL Ready Interrupt Enable */
# define RCC_CIR_LSIRDYC_Pos (16U)
2019-07-22 02:29:14 +02:00
# define RCC_CIR_LSIRDYC_Msk (0x1UL << RCC_CIR_LSIRDYC_Pos) /*!< 0x00010000 */
2018-03-31 15:34:59 +02:00
# define RCC_CIR_LSIRDYC RCC_CIR_LSIRDYC_Msk /*!< LSI Ready Interrupt Clear */
# define RCC_CIR_LSERDYC_Pos (17U)
2019-07-22 02:29:14 +02:00
# define RCC_CIR_LSERDYC_Msk (0x1UL << RCC_CIR_LSERDYC_Pos) /*!< 0x00020000 */
2018-03-31 15:34:59 +02:00
# define RCC_CIR_LSERDYC RCC_CIR_LSERDYC_Msk /*!< LSE Ready Interrupt Clear */
# define RCC_CIR_HSIRDYC_Pos (18U)
2019-07-22 02:29:14 +02:00
# define RCC_CIR_HSIRDYC_Msk (0x1UL << RCC_CIR_HSIRDYC_Pos) /*!< 0x00040000 */
2018-03-31 15:34:59 +02:00
# define RCC_CIR_HSIRDYC RCC_CIR_HSIRDYC_Msk /*!< HSI Ready Interrupt Clear */
# define RCC_CIR_HSERDYC_Pos (19U)
2019-07-22 02:29:14 +02:00
# define RCC_CIR_HSERDYC_Msk (0x1UL << RCC_CIR_HSERDYC_Pos) /*!< 0x00080000 */
2018-03-31 15:34:59 +02:00
# define RCC_CIR_HSERDYC RCC_CIR_HSERDYC_Msk /*!< HSE Ready Interrupt Clear */
# define RCC_CIR_PLLRDYC_Pos (20U)
2019-07-22 02:29:14 +02:00
# define RCC_CIR_PLLRDYC_Msk (0x1UL << RCC_CIR_PLLRDYC_Pos) /*!< 0x00100000 */
2018-03-31 15:34:59 +02:00
# define RCC_CIR_PLLRDYC RCC_CIR_PLLRDYC_Msk /*!< PLL Ready Interrupt Clear */
# define RCC_CIR_CSSC_Pos (23U)
2019-07-22 02:29:14 +02:00
# define RCC_CIR_CSSC_Msk (0x1UL << RCC_CIR_CSSC_Pos) /*!< 0x00800000 */
2018-03-31 15:34:59 +02:00
# define RCC_CIR_CSSC RCC_CIR_CSSC_Msk /*!< Clock Security System Interrupt Clear */
/***************** Bit definition for RCC_APB2RSTR register *****************/
# define RCC_APB2RSTR_AFIORST_Pos (0U)
2019-07-22 02:29:14 +02:00
# define RCC_APB2RSTR_AFIORST_Msk (0x1UL << RCC_APB2RSTR_AFIORST_Pos) /*!< 0x00000001 */
2018-03-31 15:34:59 +02:00
# define RCC_APB2RSTR_AFIORST RCC_APB2RSTR_AFIORST_Msk /*!< Alternate Function I/O reset */
# define RCC_APB2RSTR_IOPARST_Pos (2U)
2019-07-22 02:29:14 +02:00
# define RCC_APB2RSTR_IOPARST_Msk (0x1UL << RCC_APB2RSTR_IOPARST_Pos) /*!< 0x00000004 */
2018-03-31 15:34:59 +02:00
# define RCC_APB2RSTR_IOPARST RCC_APB2RSTR_IOPARST_Msk /*!< I/O port A reset */
# define RCC_APB2RSTR_IOPBRST_Pos (3U)
2019-07-22 02:29:14 +02:00
# define RCC_APB2RSTR_IOPBRST_Msk (0x1UL << RCC_APB2RSTR_IOPBRST_Pos) /*!< 0x00000008 */
2018-03-31 15:34:59 +02:00
# define RCC_APB2RSTR_IOPBRST RCC_APB2RSTR_IOPBRST_Msk /*!< I/O port B reset */
# define RCC_APB2RSTR_IOPCRST_Pos (4U)
2019-07-22 02:29:14 +02:00
# define RCC_APB2RSTR_IOPCRST_Msk (0x1UL << RCC_APB2RSTR_IOPCRST_Pos) /*!< 0x00000010 */
2018-03-31 15:34:59 +02:00
# define RCC_APB2RSTR_IOPCRST RCC_APB2RSTR_IOPCRST_Msk /*!< I/O port C reset */
# define RCC_APB2RSTR_IOPDRST_Pos (5U)
2019-07-22 02:29:14 +02:00
# define RCC_APB2RSTR_IOPDRST_Msk (0x1UL << RCC_APB2RSTR_IOPDRST_Pos) /*!< 0x00000020 */
2018-03-31 15:34:59 +02:00
# define RCC_APB2RSTR_IOPDRST RCC_APB2RSTR_IOPDRST_Msk /*!< I/O port D reset */
# define RCC_APB2RSTR_ADC1RST_Pos (9U)
2019-07-22 02:29:14 +02:00
# define RCC_APB2RSTR_ADC1RST_Msk (0x1UL << RCC_APB2RSTR_ADC1RST_Pos) /*!< 0x00000200 */
2018-03-31 15:34:59 +02:00
# define RCC_APB2RSTR_ADC1RST RCC_APB2RSTR_ADC1RST_Msk /*!< ADC 1 interface reset */
# define RCC_APB2RSTR_TIM1RST_Pos (11U)
2019-07-22 02:29:14 +02:00
# define RCC_APB2RSTR_TIM1RST_Msk (0x1UL << RCC_APB2RSTR_TIM1RST_Pos) /*!< 0x00000800 */
2018-03-31 15:34:59 +02:00
# define RCC_APB2RSTR_TIM1RST RCC_APB2RSTR_TIM1RST_Msk /*!< TIM1 Timer reset */
# define RCC_APB2RSTR_SPI1RST_Pos (12U)
2019-07-22 02:29:14 +02:00
# define RCC_APB2RSTR_SPI1RST_Msk (0x1UL << RCC_APB2RSTR_SPI1RST_Pos) /*!< 0x00001000 */
2018-03-31 15:34:59 +02:00
# define RCC_APB2RSTR_SPI1RST RCC_APB2RSTR_SPI1RST_Msk /*!< SPI 1 reset */
# define RCC_APB2RSTR_USART1RST_Pos (14U)
2019-07-22 02:29:14 +02:00
# define RCC_APB2RSTR_USART1RST_Msk (0x1UL << RCC_APB2RSTR_USART1RST_Pos) /*!< 0x00004000 */
2018-03-31 15:34:59 +02:00
# define RCC_APB2RSTR_USART1RST RCC_APB2RSTR_USART1RST_Msk /*!< USART1 reset */
/***************** Bit definition for RCC_APB1RSTR register *****************/
# define RCC_APB1RSTR_TIM2RST_Pos (0U)
2019-07-22 02:29:14 +02:00
# define RCC_APB1RSTR_TIM2RST_Msk (0x1UL << RCC_APB1RSTR_TIM2RST_Pos) /*!< 0x00000001 */
2018-03-31 15:34:59 +02:00
# define RCC_APB1RSTR_TIM2RST RCC_APB1RSTR_TIM2RST_Msk /*!< Timer 2 reset */
# define RCC_APB1RSTR_TIM3RST_Pos (1U)
2019-07-22 02:29:14 +02:00
# define RCC_APB1RSTR_TIM3RST_Msk (0x1UL << RCC_APB1RSTR_TIM3RST_Pos) /*!< 0x00000002 */
2018-03-31 15:34:59 +02:00
# define RCC_APB1RSTR_TIM3RST RCC_APB1RSTR_TIM3RST_Msk /*!< Timer 3 reset */
# define RCC_APB1RSTR_WWDGRST_Pos (11U)
2019-07-22 02:29:14 +02:00
# define RCC_APB1RSTR_WWDGRST_Msk (0x1UL << RCC_APB1RSTR_WWDGRST_Pos) /*!< 0x00000800 */
2018-03-31 15:34:59 +02:00
# define RCC_APB1RSTR_WWDGRST RCC_APB1RSTR_WWDGRST_Msk /*!< Window Watchdog reset */
# define RCC_APB1RSTR_USART2RST_Pos (17U)
2019-07-22 02:29:14 +02:00
# define RCC_APB1RSTR_USART2RST_Msk (0x1UL << RCC_APB1RSTR_USART2RST_Pos) /*!< 0x00020000 */
2018-03-31 15:34:59 +02:00
# define RCC_APB1RSTR_USART2RST RCC_APB1RSTR_USART2RST_Msk /*!< USART 2 reset */
# define RCC_APB1RSTR_I2C1RST_Pos (21U)
2019-07-22 02:29:14 +02:00
# define RCC_APB1RSTR_I2C1RST_Msk (0x1UL << RCC_APB1RSTR_I2C1RST_Pos) /*!< 0x00200000 */
2018-03-31 15:34:59 +02:00
# define RCC_APB1RSTR_I2C1RST RCC_APB1RSTR_I2C1RST_Msk /*!< I2C 1 reset */
# define RCC_APB1RSTR_BKPRST_Pos (27U)
2019-07-22 02:29:14 +02:00
# define RCC_APB1RSTR_BKPRST_Msk (0x1UL << RCC_APB1RSTR_BKPRST_Pos) /*!< 0x08000000 */
2018-03-31 15:34:59 +02:00
# define RCC_APB1RSTR_BKPRST RCC_APB1RSTR_BKPRST_Msk /*!< Backup interface reset */
# define RCC_APB1RSTR_PWRRST_Pos (28U)
2019-07-22 02:29:14 +02:00
# define RCC_APB1RSTR_PWRRST_Msk (0x1UL << RCC_APB1RSTR_PWRRST_Pos) /*!< 0x10000000 */
2018-03-31 15:34:59 +02:00
# define RCC_APB1RSTR_PWRRST RCC_APB1RSTR_PWRRST_Msk /*!< Power interface reset */
# define RCC_APB1RSTR_TIM4RST_Pos (2U)
2019-07-22 02:29:14 +02:00
# define RCC_APB1RSTR_TIM4RST_Msk (0x1UL << RCC_APB1RSTR_TIM4RST_Pos) /*!< 0x00000004 */
2018-03-31 15:34:59 +02:00
# define RCC_APB1RSTR_TIM4RST RCC_APB1RSTR_TIM4RST_Msk /*!< Timer 4 reset */
# define RCC_APB1RSTR_SPI2RST_Pos (14U)
2019-07-22 02:29:14 +02:00
# define RCC_APB1RSTR_SPI2RST_Msk (0x1UL << RCC_APB1RSTR_SPI2RST_Pos) /*!< 0x00004000 */
2018-03-31 15:34:59 +02:00
# define RCC_APB1RSTR_SPI2RST RCC_APB1RSTR_SPI2RST_Msk /*!< SPI 2 reset */
# define RCC_APB1RSTR_USART3RST_Pos (18U)
2019-07-22 02:29:14 +02:00
# define RCC_APB1RSTR_USART3RST_Msk (0x1UL << RCC_APB1RSTR_USART3RST_Pos) /*!< 0x00040000 */
2018-03-31 15:34:59 +02:00
# define RCC_APB1RSTR_USART3RST RCC_APB1RSTR_USART3RST_Msk /*!< USART 3 reset */
# define RCC_APB1RSTR_I2C2RST_Pos (22U)
2019-07-22 02:29:14 +02:00
# define RCC_APB1RSTR_I2C2RST_Msk (0x1UL << RCC_APB1RSTR_I2C2RST_Pos) /*!< 0x00400000 */
2018-03-31 15:34:59 +02:00
# define RCC_APB1RSTR_I2C2RST RCC_APB1RSTR_I2C2RST_Msk /*!< I2C 2 reset */
# define RCC_APB1RSTR_USBRST_Pos (23U)
2019-07-22 02:29:14 +02:00
# define RCC_APB1RSTR_USBRST_Msk (0x1UL << RCC_APB1RSTR_USBRST_Pos) /*!< 0x00800000 */
2018-03-31 15:34:59 +02:00
# define RCC_APB1RSTR_USBRST RCC_APB1RSTR_USBRST_Msk /*!< USB Device reset */
/****************** Bit definition for RCC_AHBENR register ******************/
# define RCC_AHBENR_DMA1EN_Pos (0U)
2019-07-22 02:29:14 +02:00
# define RCC_AHBENR_DMA1EN_Msk (0x1UL << RCC_AHBENR_DMA1EN_Pos) /*!< 0x00000001 */
2018-03-31 15:34:59 +02:00
# define RCC_AHBENR_DMA1EN RCC_AHBENR_DMA1EN_Msk /*!< DMA1 clock enable */
# define RCC_AHBENR_SRAMEN_Pos (2U)
2019-07-22 02:29:14 +02:00
# define RCC_AHBENR_SRAMEN_Msk (0x1UL << RCC_AHBENR_SRAMEN_Pos) /*!< 0x00000004 */
2018-03-31 15:34:59 +02:00
# define RCC_AHBENR_SRAMEN RCC_AHBENR_SRAMEN_Msk /*!< SRAM interface clock enable */
# define RCC_AHBENR_FLITFEN_Pos (4U)
2019-07-22 02:29:14 +02:00
# define RCC_AHBENR_FLITFEN_Msk (0x1UL << RCC_AHBENR_FLITFEN_Pos) /*!< 0x00000010 */
2018-03-31 15:34:59 +02:00
# define RCC_AHBENR_FLITFEN RCC_AHBENR_FLITFEN_Msk /*!< FLITF clock enable */
# define RCC_AHBENR_CRCEN_Pos (6U)
2019-07-22 02:29:14 +02:00
# define RCC_AHBENR_CRCEN_Msk (0x1UL << RCC_AHBENR_CRCEN_Pos) /*!< 0x00000040 */
2018-03-31 15:34:59 +02:00
# define RCC_AHBENR_CRCEN RCC_AHBENR_CRCEN_Msk /*!< CRC clock enable */
/****************** Bit definition for RCC_APB2ENR register *****************/
# define RCC_APB2ENR_AFIOEN_Pos (0U)
2019-07-22 02:29:14 +02:00
# define RCC_APB2ENR_AFIOEN_Msk (0x1UL << RCC_APB2ENR_AFIOEN_Pos) /*!< 0x00000001 */
2018-03-31 15:34:59 +02:00
# define RCC_APB2ENR_AFIOEN RCC_APB2ENR_AFIOEN_Msk /*!< Alternate Function I/O clock enable */
# define RCC_APB2ENR_IOPAEN_Pos (2U)
2019-07-22 02:29:14 +02:00
# define RCC_APB2ENR_IOPAEN_Msk (0x1UL << RCC_APB2ENR_IOPAEN_Pos) /*!< 0x00000004 */
2018-03-31 15:34:59 +02:00
# define RCC_APB2ENR_IOPAEN RCC_APB2ENR_IOPAEN_Msk /*!< I/O port A clock enable */
# define RCC_APB2ENR_IOPBEN_Pos (3U)
2019-07-22 02:29:14 +02:00
# define RCC_APB2ENR_IOPBEN_Msk (0x1UL << RCC_APB2ENR_IOPBEN_Pos) /*!< 0x00000008 */
2018-03-31 15:34:59 +02:00
# define RCC_APB2ENR_IOPBEN RCC_APB2ENR_IOPBEN_Msk /*!< I/O port B clock enable */
# define RCC_APB2ENR_IOPCEN_Pos (4U)
2019-07-22 02:29:14 +02:00
# define RCC_APB2ENR_IOPCEN_Msk (0x1UL << RCC_APB2ENR_IOPCEN_Pos) /*!< 0x00000010 */
2018-03-31 15:34:59 +02:00
# define RCC_APB2ENR_IOPCEN RCC_APB2ENR_IOPCEN_Msk /*!< I/O port C clock enable */
# define RCC_APB2ENR_IOPDEN_Pos (5U)
2019-07-22 02:29:14 +02:00
# define RCC_APB2ENR_IOPDEN_Msk (0x1UL << RCC_APB2ENR_IOPDEN_Pos) /*!< 0x00000020 */
2018-03-31 15:34:59 +02:00
# define RCC_APB2ENR_IOPDEN RCC_APB2ENR_IOPDEN_Msk /*!< I/O port D clock enable */
# define RCC_APB2ENR_ADC1EN_Pos (9U)
2019-07-22 02:29:14 +02:00
# define RCC_APB2ENR_ADC1EN_Msk (0x1UL << RCC_APB2ENR_ADC1EN_Pos) /*!< 0x00000200 */
2018-03-31 15:34:59 +02:00
# define RCC_APB2ENR_ADC1EN RCC_APB2ENR_ADC1EN_Msk /*!< ADC 1 interface clock enable */
# define RCC_APB2ENR_TIM1EN_Pos (11U)
2019-07-22 02:29:14 +02:00
# define RCC_APB2ENR_TIM1EN_Msk (0x1UL << RCC_APB2ENR_TIM1EN_Pos) /*!< 0x00000800 */
2018-03-31 15:34:59 +02:00
# define RCC_APB2ENR_TIM1EN RCC_APB2ENR_TIM1EN_Msk /*!< TIM1 Timer clock enable */
# define RCC_APB2ENR_SPI1EN_Pos (12U)
2019-07-22 02:29:14 +02:00
# define RCC_APB2ENR_SPI1EN_Msk (0x1UL << RCC_APB2ENR_SPI1EN_Pos) /*!< 0x00001000 */
2018-03-31 15:34:59 +02:00
# define RCC_APB2ENR_SPI1EN RCC_APB2ENR_SPI1EN_Msk /*!< SPI 1 clock enable */
# define RCC_APB2ENR_USART1EN_Pos (14U)
2019-07-22 02:29:14 +02:00
# define RCC_APB2ENR_USART1EN_Msk (0x1UL << RCC_APB2ENR_USART1EN_Pos) /*!< 0x00004000 */
2018-03-31 15:34:59 +02:00
# define RCC_APB2ENR_USART1EN RCC_APB2ENR_USART1EN_Msk /*!< USART1 clock enable */
/***************** Bit definition for RCC_APB1ENR register ******************/
# define RCC_APB1ENR_TIM2EN_Pos (0U)
2019-07-22 02:29:14 +02:00
# define RCC_APB1ENR_TIM2EN_Msk (0x1UL << RCC_APB1ENR_TIM2EN_Pos) /*!< 0x00000001 */
2018-03-31 15:34:59 +02:00
# define RCC_APB1ENR_TIM2EN RCC_APB1ENR_TIM2EN_Msk /*!< Timer 2 clock enabled*/
# define RCC_APB1ENR_TIM3EN_Pos (1U)
2019-07-22 02:29:14 +02:00
# define RCC_APB1ENR_TIM3EN_Msk (0x1UL << RCC_APB1ENR_TIM3EN_Pos) /*!< 0x00000002 */
2018-03-31 15:34:59 +02:00
# define RCC_APB1ENR_TIM3EN RCC_APB1ENR_TIM3EN_Msk /*!< Timer 3 clock enable */
# define RCC_APB1ENR_WWDGEN_Pos (11U)
2019-07-22 02:29:14 +02:00
# define RCC_APB1ENR_WWDGEN_Msk (0x1UL << RCC_APB1ENR_WWDGEN_Pos) /*!< 0x00000800 */
2018-03-31 15:34:59 +02:00
# define RCC_APB1ENR_WWDGEN RCC_APB1ENR_WWDGEN_Msk /*!< Window Watchdog clock enable */
# define RCC_APB1ENR_USART2EN_Pos (17U)
2019-07-22 02:29:14 +02:00
# define RCC_APB1ENR_USART2EN_Msk (0x1UL << RCC_APB1ENR_USART2EN_Pos) /*!< 0x00020000 */
2018-03-31 15:34:59 +02:00
# define RCC_APB1ENR_USART2EN RCC_APB1ENR_USART2EN_Msk /*!< USART 2 clock enable */
# define RCC_APB1ENR_I2C1EN_Pos (21U)
2019-07-22 02:29:14 +02:00
# define RCC_APB1ENR_I2C1EN_Msk (0x1UL << RCC_APB1ENR_I2C1EN_Pos) /*!< 0x00200000 */
2018-03-31 15:34:59 +02:00
# define RCC_APB1ENR_I2C1EN RCC_APB1ENR_I2C1EN_Msk /*!< I2C 1 clock enable */
# define RCC_APB1ENR_BKPEN_Pos (27U)
2019-07-22 02:29:14 +02:00
# define RCC_APB1ENR_BKPEN_Msk (0x1UL << RCC_APB1ENR_BKPEN_Pos) /*!< 0x08000000 */
2018-03-31 15:34:59 +02:00
# define RCC_APB1ENR_BKPEN RCC_APB1ENR_BKPEN_Msk /*!< Backup interface clock enable */
# define RCC_APB1ENR_PWREN_Pos (28U)
2019-07-22 02:29:14 +02:00
# define RCC_APB1ENR_PWREN_Msk (0x1UL << RCC_APB1ENR_PWREN_Pos) /*!< 0x10000000 */
2018-03-31 15:34:59 +02:00
# define RCC_APB1ENR_PWREN RCC_APB1ENR_PWREN_Msk /*!< Power interface clock enable */
# define RCC_APB1ENR_TIM4EN_Pos (2U)
2019-07-22 02:29:14 +02:00
# define RCC_APB1ENR_TIM4EN_Msk (0x1UL << RCC_APB1ENR_TIM4EN_Pos) /*!< 0x00000004 */
2018-03-31 15:34:59 +02:00
# define RCC_APB1ENR_TIM4EN RCC_APB1ENR_TIM4EN_Msk /*!< Timer 4 clock enable */
# define RCC_APB1ENR_SPI2EN_Pos (14U)
2019-07-22 02:29:14 +02:00
# define RCC_APB1ENR_SPI2EN_Msk (0x1UL << RCC_APB1ENR_SPI2EN_Pos) /*!< 0x00004000 */
2018-03-31 15:34:59 +02:00
# define RCC_APB1ENR_SPI2EN RCC_APB1ENR_SPI2EN_Msk /*!< SPI 2 clock enable */
# define RCC_APB1ENR_USART3EN_Pos (18U)
2019-07-22 02:29:14 +02:00
# define RCC_APB1ENR_USART3EN_Msk (0x1UL << RCC_APB1ENR_USART3EN_Pos) /*!< 0x00040000 */
2018-03-31 15:34:59 +02:00
# define RCC_APB1ENR_USART3EN RCC_APB1ENR_USART3EN_Msk /*!< USART 3 clock enable */
# define RCC_APB1ENR_I2C2EN_Pos (22U)
2019-07-22 02:29:14 +02:00
# define RCC_APB1ENR_I2C2EN_Msk (0x1UL << RCC_APB1ENR_I2C2EN_Pos) /*!< 0x00400000 */
2018-03-31 15:34:59 +02:00
# define RCC_APB1ENR_I2C2EN RCC_APB1ENR_I2C2EN_Msk /*!< I2C 2 clock enable */
# define RCC_APB1ENR_USBEN_Pos (23U)
2019-07-22 02:29:14 +02:00
# define RCC_APB1ENR_USBEN_Msk (0x1UL << RCC_APB1ENR_USBEN_Pos) /*!< 0x00800000 */
2018-03-31 15:34:59 +02:00
# define RCC_APB1ENR_USBEN RCC_APB1ENR_USBEN_Msk /*!< USB Device clock enable */
/******************* Bit definition for RCC_BDCR register *******************/
# define RCC_BDCR_LSEON_Pos (0U)
2019-07-22 02:29:14 +02:00
# define RCC_BDCR_LSEON_Msk (0x1UL << RCC_BDCR_LSEON_Pos) /*!< 0x00000001 */
2018-03-31 15:34:59 +02:00
# define RCC_BDCR_LSEON RCC_BDCR_LSEON_Msk /*!< External Low Speed oscillator enable */
# define RCC_BDCR_LSERDY_Pos (1U)
2019-07-22 02:29:14 +02:00
# define RCC_BDCR_LSERDY_Msk (0x1UL << RCC_BDCR_LSERDY_Pos) /*!< 0x00000002 */
2018-03-31 15:34:59 +02:00
# define RCC_BDCR_LSERDY RCC_BDCR_LSERDY_Msk /*!< External Low Speed oscillator Ready */
# define RCC_BDCR_LSEBYP_Pos (2U)
2019-07-22 02:29:14 +02:00
# define RCC_BDCR_LSEBYP_Msk (0x1UL << RCC_BDCR_LSEBYP_Pos) /*!< 0x00000004 */
2018-03-31 15:34:59 +02:00
# define RCC_BDCR_LSEBYP RCC_BDCR_LSEBYP_Msk /*!< External Low Speed oscillator Bypass */
# define RCC_BDCR_RTCSEL_Pos (8U)
2019-07-22 02:29:14 +02:00
# define RCC_BDCR_RTCSEL_Msk (0x3UL << RCC_BDCR_RTCSEL_Pos) /*!< 0x00000300 */
2018-03-31 15:34:59 +02:00
# define RCC_BDCR_RTCSEL RCC_BDCR_RTCSEL_Msk /*!< RTCSEL[1:0] bits (RTC clock source selection) */
2019-07-22 02:29:14 +02:00
# define RCC_BDCR_RTCSEL_0 (0x1UL << RCC_BDCR_RTCSEL_Pos) /*!< 0x00000100 */
# define RCC_BDCR_RTCSEL_1 (0x2UL << RCC_BDCR_RTCSEL_Pos) /*!< 0x00000200 */
2018-03-31 15:34:59 +02:00
/*!< RTC congiguration */
# define RCC_BDCR_RTCSEL_NOCLOCK 0x00000000U /*!< No clock */
# define RCC_BDCR_RTCSEL_LSE 0x00000100U /*!< LSE oscillator clock used as RTC clock */
# define RCC_BDCR_RTCSEL_LSI 0x00000200U /*!< LSI oscillator clock used as RTC clock */
# define RCC_BDCR_RTCSEL_HSE 0x00000300U /*!< HSE oscillator clock divided by 128 used as RTC clock */
# define RCC_BDCR_RTCEN_Pos (15U)
2019-07-22 02:29:14 +02:00
# define RCC_BDCR_RTCEN_Msk (0x1UL << RCC_BDCR_RTCEN_Pos) /*!< 0x00008000 */
2018-03-31 15:34:59 +02:00
# define RCC_BDCR_RTCEN RCC_BDCR_RTCEN_Msk /*!< RTC clock enable */
# define RCC_BDCR_BDRST_Pos (16U)
2019-07-22 02:29:14 +02:00
# define RCC_BDCR_BDRST_Msk (0x1UL << RCC_BDCR_BDRST_Pos) /*!< 0x00010000 */
2018-03-31 15:34:59 +02:00
# define RCC_BDCR_BDRST RCC_BDCR_BDRST_Msk /*!< Backup domain software reset */
/******************* Bit definition for RCC_CSR register ********************/
# define RCC_CSR_LSION_Pos (0U)
2019-07-22 02:29:14 +02:00
# define RCC_CSR_LSION_Msk (0x1UL << RCC_CSR_LSION_Pos) /*!< 0x00000001 */
2018-03-31 15:34:59 +02:00
# define RCC_CSR_LSION RCC_CSR_LSION_Msk /*!< Internal Low Speed oscillator enable */
# define RCC_CSR_LSIRDY_Pos (1U)
2019-07-22 02:29:14 +02:00
# define RCC_CSR_LSIRDY_Msk (0x1UL << RCC_CSR_LSIRDY_Pos) /*!< 0x00000002 */
2018-03-31 15:34:59 +02:00
# define RCC_CSR_LSIRDY RCC_CSR_LSIRDY_Msk /*!< Internal Low Speed oscillator Ready */
# define RCC_CSR_RMVF_Pos (24U)
2019-07-22 02:29:14 +02:00
# define RCC_CSR_RMVF_Msk (0x1UL << RCC_CSR_RMVF_Pos) /*!< 0x01000000 */
2018-03-31 15:34:59 +02:00
# define RCC_CSR_RMVF RCC_CSR_RMVF_Msk /*!< Remove reset flag */
# define RCC_CSR_PINRSTF_Pos (26U)
2019-07-22 02:29:14 +02:00
# define RCC_CSR_PINRSTF_Msk (0x1UL << RCC_CSR_PINRSTF_Pos) /*!< 0x04000000 */
2018-03-31 15:34:59 +02:00
# define RCC_CSR_PINRSTF RCC_CSR_PINRSTF_Msk /*!< PIN reset flag */
# define RCC_CSR_PORRSTF_Pos (27U)
2019-07-22 02:29:14 +02:00
# define RCC_CSR_PORRSTF_Msk (0x1UL << RCC_CSR_PORRSTF_Pos) /*!< 0x08000000 */
2018-03-31 15:34:59 +02:00
# define RCC_CSR_PORRSTF RCC_CSR_PORRSTF_Msk /*!< POR/PDR reset flag */
# define RCC_CSR_SFTRSTF_Pos (28U)
2019-07-22 02:29:14 +02:00
# define RCC_CSR_SFTRSTF_Msk (0x1UL << RCC_CSR_SFTRSTF_Pos) /*!< 0x10000000 */
2018-03-31 15:34:59 +02:00
# define RCC_CSR_SFTRSTF RCC_CSR_SFTRSTF_Msk /*!< Software Reset flag */
# define RCC_CSR_IWDGRSTF_Pos (29U)
2019-07-22 02:29:14 +02:00
# define RCC_CSR_IWDGRSTF_Msk (0x1UL << RCC_CSR_IWDGRSTF_Pos) /*!< 0x20000000 */
2018-03-31 15:34:59 +02:00
# define RCC_CSR_IWDGRSTF RCC_CSR_IWDGRSTF_Msk /*!< Independent Watchdog reset flag */
# define RCC_CSR_WWDGRSTF_Pos (30U)
2019-07-22 02:29:14 +02:00
# define RCC_CSR_WWDGRSTF_Msk (0x1UL << RCC_CSR_WWDGRSTF_Pos) /*!< 0x40000000 */
2018-03-31 15:34:59 +02:00
# define RCC_CSR_WWDGRSTF RCC_CSR_WWDGRSTF_Msk /*!< Window watchdog reset flag */
# define RCC_CSR_LPWRRSTF_Pos (31U)
2019-07-22 02:29:14 +02:00
# define RCC_CSR_LPWRRSTF_Msk (0x1UL << RCC_CSR_LPWRRSTF_Pos) /*!< 0x80000000 */
2018-03-31 15:34:59 +02:00
# define RCC_CSR_LPWRRSTF RCC_CSR_LPWRRSTF_Msk /*!< Low-Power reset flag */
/******************************************************************************/
/* */
/* General Purpose and Alternate Function I/O */
/* */
/******************************************************************************/
/******************* Bit definition for GPIO_CRL register *******************/
# define GPIO_CRL_MODE_Pos (0U)
2019-07-22 02:29:14 +02:00
# define GPIO_CRL_MODE_Msk (0x33333333UL << GPIO_CRL_MODE_Pos) /*!< 0x33333333 */
2018-03-31 15:34:59 +02:00
# define GPIO_CRL_MODE GPIO_CRL_MODE_Msk /*!< Port x mode bits */
# define GPIO_CRL_MODE0_Pos (0U)
2019-07-22 02:29:14 +02:00
# define GPIO_CRL_MODE0_Msk (0x3UL << GPIO_CRL_MODE0_Pos) /*!< 0x00000003 */
2018-03-31 15:34:59 +02:00
# define GPIO_CRL_MODE0 GPIO_CRL_MODE0_Msk /*!< MODE0[1:0] bits (Port x mode bits, pin 0) */
2019-07-22 02:29:14 +02:00
# define GPIO_CRL_MODE0_0 (0x1UL << GPIO_CRL_MODE0_Pos) /*!< 0x00000001 */
# define GPIO_CRL_MODE0_1 (0x2UL << GPIO_CRL_MODE0_Pos) /*!< 0x00000002 */
2018-03-31 15:34:59 +02:00
# define GPIO_CRL_MODE1_Pos (4U)
2019-07-22 02:29:14 +02:00
# define GPIO_CRL_MODE1_Msk (0x3UL << GPIO_CRL_MODE1_Pos) /*!< 0x00000030 */
2018-03-31 15:34:59 +02:00
# define GPIO_CRL_MODE1 GPIO_CRL_MODE1_Msk /*!< MODE1[1:0] bits (Port x mode bits, pin 1) */
2019-07-22 02:29:14 +02:00
# define GPIO_CRL_MODE1_0 (0x1UL << GPIO_CRL_MODE1_Pos) /*!< 0x00000010 */
# define GPIO_CRL_MODE1_1 (0x2UL << GPIO_CRL_MODE1_Pos) /*!< 0x00000020 */
2018-03-31 15:34:59 +02:00
# define GPIO_CRL_MODE2_Pos (8U)
2019-07-22 02:29:14 +02:00
# define GPIO_CRL_MODE2_Msk (0x3UL << GPIO_CRL_MODE2_Pos) /*!< 0x00000300 */
2018-03-31 15:34:59 +02:00
# define GPIO_CRL_MODE2 GPIO_CRL_MODE2_Msk /*!< MODE2[1:0] bits (Port x mode bits, pin 2) */
2019-07-22 02:29:14 +02:00
# define GPIO_CRL_MODE2_0 (0x1UL << GPIO_CRL_MODE2_Pos) /*!< 0x00000100 */
# define GPIO_CRL_MODE2_1 (0x2UL << GPIO_CRL_MODE2_Pos) /*!< 0x00000200 */
2018-03-31 15:34:59 +02:00
# define GPIO_CRL_MODE3_Pos (12U)
2019-07-22 02:29:14 +02:00
# define GPIO_CRL_MODE3_Msk (0x3UL << GPIO_CRL_MODE3_Pos) /*!< 0x00003000 */
2018-03-31 15:34:59 +02:00
# define GPIO_CRL_MODE3 GPIO_CRL_MODE3_Msk /*!< MODE3[1:0] bits (Port x mode bits, pin 3) */
2019-07-22 02:29:14 +02:00
# define GPIO_CRL_MODE3_0 (0x1UL << GPIO_CRL_MODE3_Pos) /*!< 0x00001000 */
# define GPIO_CRL_MODE3_1 (0x2UL << GPIO_CRL_MODE3_Pos) /*!< 0x00002000 */
2018-03-31 15:34:59 +02:00
# define GPIO_CRL_MODE4_Pos (16U)
2019-07-22 02:29:14 +02:00
# define GPIO_CRL_MODE4_Msk (0x3UL << GPIO_CRL_MODE4_Pos) /*!< 0x00030000 */
2018-03-31 15:34:59 +02:00
# define GPIO_CRL_MODE4 GPIO_CRL_MODE4_Msk /*!< MODE4[1:0] bits (Port x mode bits, pin 4) */
2019-07-22 02:29:14 +02:00
# define GPIO_CRL_MODE4_0 (0x1UL << GPIO_CRL_MODE4_Pos) /*!< 0x00010000 */
# define GPIO_CRL_MODE4_1 (0x2UL << GPIO_CRL_MODE4_Pos) /*!< 0x00020000 */
2018-03-31 15:34:59 +02:00
# define GPIO_CRL_MODE5_Pos (20U)
2019-07-22 02:29:14 +02:00
# define GPIO_CRL_MODE5_Msk (0x3UL << GPIO_CRL_MODE5_Pos) /*!< 0x00300000 */
2018-03-31 15:34:59 +02:00
# define GPIO_CRL_MODE5 GPIO_CRL_MODE5_Msk /*!< MODE5[1:0] bits (Port x mode bits, pin 5) */
2019-07-22 02:29:14 +02:00
# define GPIO_CRL_MODE5_0 (0x1UL << GPIO_CRL_MODE5_Pos) /*!< 0x00100000 */
# define GPIO_CRL_MODE5_1 (0x2UL << GPIO_CRL_MODE5_Pos) /*!< 0x00200000 */
2018-03-31 15:34:59 +02:00
# define GPIO_CRL_MODE6_Pos (24U)
2019-07-22 02:29:14 +02:00
# define GPIO_CRL_MODE6_Msk (0x3UL << GPIO_CRL_MODE6_Pos) /*!< 0x03000000 */
2018-03-31 15:34:59 +02:00
# define GPIO_CRL_MODE6 GPIO_CRL_MODE6_Msk /*!< MODE6[1:0] bits (Port x mode bits, pin 6) */
2019-07-22 02:29:14 +02:00
# define GPIO_CRL_MODE6_0 (0x1UL << GPIO_CRL_MODE6_Pos) /*!< 0x01000000 */
# define GPIO_CRL_MODE6_1 (0x2UL << GPIO_CRL_MODE6_Pos) /*!< 0x02000000 */
2018-03-31 15:34:59 +02:00
# define GPIO_CRL_MODE7_Pos (28U)
2019-07-22 02:29:14 +02:00
# define GPIO_CRL_MODE7_Msk (0x3UL << GPIO_CRL_MODE7_Pos) /*!< 0x30000000 */
2018-03-31 15:34:59 +02:00
# define GPIO_CRL_MODE7 GPIO_CRL_MODE7_Msk /*!< MODE7[1:0] bits (Port x mode bits, pin 7) */
2019-07-22 02:29:14 +02:00
# define GPIO_CRL_MODE7_0 (0x1UL << GPIO_CRL_MODE7_Pos) /*!< 0x10000000 */
# define GPIO_CRL_MODE7_1 (0x2UL << GPIO_CRL_MODE7_Pos) /*!< 0x20000000 */
2018-03-31 15:34:59 +02:00
# define GPIO_CRL_CNF_Pos (2U)
2019-07-22 02:29:14 +02:00
# define GPIO_CRL_CNF_Msk (0x33333333UL << GPIO_CRL_CNF_Pos) /*!< 0xCCCCCCCC */
2018-03-31 15:34:59 +02:00
# define GPIO_CRL_CNF GPIO_CRL_CNF_Msk /*!< Port x configuration bits */
# define GPIO_CRL_CNF0_Pos (2U)
2019-07-22 02:29:14 +02:00
# define GPIO_CRL_CNF0_Msk (0x3UL << GPIO_CRL_CNF0_Pos) /*!< 0x0000000C */
2018-03-31 15:34:59 +02:00
# define GPIO_CRL_CNF0 GPIO_CRL_CNF0_Msk /*!< CNF0[1:0] bits (Port x configuration bits, pin 0) */
2019-07-22 02:29:14 +02:00
# define GPIO_CRL_CNF0_0 (0x1UL << GPIO_CRL_CNF0_Pos) /*!< 0x00000004 */
# define GPIO_CRL_CNF0_1 (0x2UL << GPIO_CRL_CNF0_Pos) /*!< 0x00000008 */
2018-03-31 15:34:59 +02:00
# define GPIO_CRL_CNF1_Pos (6U)
2019-07-22 02:29:14 +02:00
# define GPIO_CRL_CNF1_Msk (0x3UL << GPIO_CRL_CNF1_Pos) /*!< 0x000000C0 */
2018-03-31 15:34:59 +02:00
# define GPIO_CRL_CNF1 GPIO_CRL_CNF1_Msk /*!< CNF1[1:0] bits (Port x configuration bits, pin 1) */
2019-07-22 02:29:14 +02:00
# define GPIO_CRL_CNF1_0 (0x1UL << GPIO_CRL_CNF1_Pos) /*!< 0x00000040 */
# define GPIO_CRL_CNF1_1 (0x2UL << GPIO_CRL_CNF1_Pos) /*!< 0x00000080 */
2018-03-31 15:34:59 +02:00
# define GPIO_CRL_CNF2_Pos (10U)
2019-07-22 02:29:14 +02:00
# define GPIO_CRL_CNF2_Msk (0x3UL << GPIO_CRL_CNF2_Pos) /*!< 0x00000C00 */
2018-03-31 15:34:59 +02:00
# define GPIO_CRL_CNF2 GPIO_CRL_CNF2_Msk /*!< CNF2[1:0] bits (Port x configuration bits, pin 2) */
2019-07-22 02:29:14 +02:00
# define GPIO_CRL_CNF2_0 (0x1UL << GPIO_CRL_CNF2_Pos) /*!< 0x00000400 */
# define GPIO_CRL_CNF2_1 (0x2UL << GPIO_CRL_CNF2_Pos) /*!< 0x00000800 */
2018-03-31 15:34:59 +02:00
# define GPIO_CRL_CNF3_Pos (14U)
2019-07-22 02:29:14 +02:00
# define GPIO_CRL_CNF3_Msk (0x3UL << GPIO_CRL_CNF3_Pos) /*!< 0x0000C000 */
2018-03-31 15:34:59 +02:00
# define GPIO_CRL_CNF3 GPIO_CRL_CNF3_Msk /*!< CNF3[1:0] bits (Port x configuration bits, pin 3) */
2019-07-22 02:29:14 +02:00
# define GPIO_CRL_CNF3_0 (0x1UL << GPIO_CRL_CNF3_Pos) /*!< 0x00004000 */
# define GPIO_CRL_CNF3_1 (0x2UL << GPIO_CRL_CNF3_Pos) /*!< 0x00008000 */
2018-03-31 15:34:59 +02:00
# define GPIO_CRL_CNF4_Pos (18U)
2019-07-22 02:29:14 +02:00
# define GPIO_CRL_CNF4_Msk (0x3UL << GPIO_CRL_CNF4_Pos) /*!< 0x000C0000 */
2018-03-31 15:34:59 +02:00
# define GPIO_CRL_CNF4 GPIO_CRL_CNF4_Msk /*!< CNF4[1:0] bits (Port x configuration bits, pin 4) */
2019-07-22 02:29:14 +02:00
# define GPIO_CRL_CNF4_0 (0x1UL << GPIO_CRL_CNF4_Pos) /*!< 0x00040000 */
# define GPIO_CRL_CNF4_1 (0x2UL << GPIO_CRL_CNF4_Pos) /*!< 0x00080000 */
2018-03-31 15:34:59 +02:00
# define GPIO_CRL_CNF5_Pos (22U)
2019-07-22 02:29:14 +02:00
# define GPIO_CRL_CNF5_Msk (0x3UL << GPIO_CRL_CNF5_Pos) /*!< 0x00C00000 */
2018-03-31 15:34:59 +02:00
# define GPIO_CRL_CNF5 GPIO_CRL_CNF5_Msk /*!< CNF5[1:0] bits (Port x configuration bits, pin 5) */
2019-07-22 02:29:14 +02:00
# define GPIO_CRL_CNF5_0 (0x1UL << GPIO_CRL_CNF5_Pos) /*!< 0x00400000 */
# define GPIO_CRL_CNF5_1 (0x2UL << GPIO_CRL_CNF5_Pos) /*!< 0x00800000 */
2018-03-31 15:34:59 +02:00
# define GPIO_CRL_CNF6_Pos (26U)
2019-07-22 02:29:14 +02:00
# define GPIO_CRL_CNF6_Msk (0x3UL << GPIO_CRL_CNF6_Pos) /*!< 0x0C000000 */
2018-03-31 15:34:59 +02:00
# define GPIO_CRL_CNF6 GPIO_CRL_CNF6_Msk /*!< CNF6[1:0] bits (Port x configuration bits, pin 6) */
2019-07-22 02:29:14 +02:00
# define GPIO_CRL_CNF6_0 (0x1UL << GPIO_CRL_CNF6_Pos) /*!< 0x04000000 */
# define GPIO_CRL_CNF6_1 (0x2UL << GPIO_CRL_CNF6_Pos) /*!< 0x08000000 */
2018-03-31 15:34:59 +02:00
# define GPIO_CRL_CNF7_Pos (30U)
2019-07-22 02:29:14 +02:00
# define GPIO_CRL_CNF7_Msk (0x3UL << GPIO_CRL_CNF7_Pos) /*!< 0xC0000000 */
2018-03-31 15:34:59 +02:00
# define GPIO_CRL_CNF7 GPIO_CRL_CNF7_Msk /*!< CNF7[1:0] bits (Port x configuration bits, pin 7) */
2019-07-22 02:29:14 +02:00
# define GPIO_CRL_CNF7_0 (0x1UL << GPIO_CRL_CNF7_Pos) /*!< 0x40000000 */
# define GPIO_CRL_CNF7_1 (0x2UL << GPIO_CRL_CNF7_Pos) /*!< 0x80000000 */
2018-03-31 15:34:59 +02:00
/******************* Bit definition for GPIO_CRH register *******************/
# define GPIO_CRH_MODE_Pos (0U)
2019-07-22 02:29:14 +02:00
# define GPIO_CRH_MODE_Msk (0x33333333UL << GPIO_CRH_MODE_Pos) /*!< 0x33333333 */
2018-03-31 15:34:59 +02:00
# define GPIO_CRH_MODE GPIO_CRH_MODE_Msk /*!< Port x mode bits */
# define GPIO_CRH_MODE8_Pos (0U)
2019-07-22 02:29:14 +02:00
# define GPIO_CRH_MODE8_Msk (0x3UL << GPIO_CRH_MODE8_Pos) /*!< 0x00000003 */
2018-03-31 15:34:59 +02:00
# define GPIO_CRH_MODE8 GPIO_CRH_MODE8_Msk /*!< MODE8[1:0] bits (Port x mode bits, pin 8) */
2019-07-22 02:29:14 +02:00
# define GPIO_CRH_MODE8_0 (0x1UL << GPIO_CRH_MODE8_Pos) /*!< 0x00000001 */
# define GPIO_CRH_MODE8_1 (0x2UL << GPIO_CRH_MODE8_Pos) /*!< 0x00000002 */
2018-03-31 15:34:59 +02:00
# define GPIO_CRH_MODE9_Pos (4U)
2019-07-22 02:29:14 +02:00
# define GPIO_CRH_MODE9_Msk (0x3UL << GPIO_CRH_MODE9_Pos) /*!< 0x00000030 */
2018-03-31 15:34:59 +02:00
# define GPIO_CRH_MODE9 GPIO_CRH_MODE9_Msk /*!< MODE9[1:0] bits (Port x mode bits, pin 9) */
2019-07-22 02:29:14 +02:00
# define GPIO_CRH_MODE9_0 (0x1UL << GPIO_CRH_MODE9_Pos) /*!< 0x00000010 */
# define GPIO_CRH_MODE9_1 (0x2UL << GPIO_CRH_MODE9_Pos) /*!< 0x00000020 */
2018-03-31 15:34:59 +02:00
# define GPIO_CRH_MODE10_Pos (8U)
2019-07-22 02:29:14 +02:00
# define GPIO_CRH_MODE10_Msk (0x3UL << GPIO_CRH_MODE10_Pos) /*!< 0x00000300 */
2018-03-31 15:34:59 +02:00
# define GPIO_CRH_MODE10 GPIO_CRH_MODE10_Msk /*!< MODE10[1:0] bits (Port x mode bits, pin 10) */
2019-07-22 02:29:14 +02:00
# define GPIO_CRH_MODE10_0 (0x1UL << GPIO_CRH_MODE10_Pos) /*!< 0x00000100 */
# define GPIO_CRH_MODE10_1 (0x2UL << GPIO_CRH_MODE10_Pos) /*!< 0x00000200 */
2018-03-31 15:34:59 +02:00
# define GPIO_CRH_MODE11_Pos (12U)
2019-07-22 02:29:14 +02:00
# define GPIO_CRH_MODE11_Msk (0x3UL << GPIO_CRH_MODE11_Pos) /*!< 0x00003000 */
2018-03-31 15:34:59 +02:00
# define GPIO_CRH_MODE11 GPIO_CRH_MODE11_Msk /*!< MODE11[1:0] bits (Port x mode bits, pin 11) */
2019-07-22 02:29:14 +02:00
# define GPIO_CRH_MODE11_0 (0x1UL << GPIO_CRH_MODE11_Pos) /*!< 0x00001000 */
# define GPIO_CRH_MODE11_1 (0x2UL << GPIO_CRH_MODE11_Pos) /*!< 0x00002000 */
2018-03-31 15:34:59 +02:00
# define GPIO_CRH_MODE12_Pos (16U)
2019-07-22 02:29:14 +02:00
# define GPIO_CRH_MODE12_Msk (0x3UL << GPIO_CRH_MODE12_Pos) /*!< 0x00030000 */
2018-03-31 15:34:59 +02:00
# define GPIO_CRH_MODE12 GPIO_CRH_MODE12_Msk /*!< MODE12[1:0] bits (Port x mode bits, pin 12) */
2019-07-22 02:29:14 +02:00
# define GPIO_CRH_MODE12_0 (0x1UL << GPIO_CRH_MODE12_Pos) /*!< 0x00010000 */
# define GPIO_CRH_MODE12_1 (0x2UL << GPIO_CRH_MODE12_Pos) /*!< 0x00020000 */
2018-03-31 15:34:59 +02:00
# define GPIO_CRH_MODE13_Pos (20U)
2019-07-22 02:29:14 +02:00
# define GPIO_CRH_MODE13_Msk (0x3UL << GPIO_CRH_MODE13_Pos) /*!< 0x00300000 */
2018-03-31 15:34:59 +02:00
# define GPIO_CRH_MODE13 GPIO_CRH_MODE13_Msk /*!< MODE13[1:0] bits (Port x mode bits, pin 13) */
2019-07-22 02:29:14 +02:00
# define GPIO_CRH_MODE13_0 (0x1UL << GPIO_CRH_MODE13_Pos) /*!< 0x00100000 */
# define GPIO_CRH_MODE13_1 (0x2UL << GPIO_CRH_MODE13_Pos) /*!< 0x00200000 */
2018-03-31 15:34:59 +02:00
# define GPIO_CRH_MODE14_Pos (24U)
2019-07-22 02:29:14 +02:00
# define GPIO_CRH_MODE14_Msk (0x3UL << GPIO_CRH_MODE14_Pos) /*!< 0x03000000 */
2018-03-31 15:34:59 +02:00
# define GPIO_CRH_MODE14 GPIO_CRH_MODE14_Msk /*!< MODE14[1:0] bits (Port x mode bits, pin 14) */
2019-07-22 02:29:14 +02:00
# define GPIO_CRH_MODE14_0 (0x1UL << GPIO_CRH_MODE14_Pos) /*!< 0x01000000 */
# define GPIO_CRH_MODE14_1 (0x2UL << GPIO_CRH_MODE14_Pos) /*!< 0x02000000 */
2018-03-31 15:34:59 +02:00
# define GPIO_CRH_MODE15_Pos (28U)
2019-07-22 02:29:14 +02:00
# define GPIO_CRH_MODE15_Msk (0x3UL << GPIO_CRH_MODE15_Pos) /*!< 0x30000000 */
2018-03-31 15:34:59 +02:00
# define GPIO_CRH_MODE15 GPIO_CRH_MODE15_Msk /*!< MODE15[1:0] bits (Port x mode bits, pin 15) */
2019-07-22 02:29:14 +02:00
# define GPIO_CRH_MODE15_0 (0x1UL << GPIO_CRH_MODE15_Pos) /*!< 0x10000000 */
# define GPIO_CRH_MODE15_1 (0x2UL << GPIO_CRH_MODE15_Pos) /*!< 0x20000000 */
2018-03-31 15:34:59 +02:00
# define GPIO_CRH_CNF_Pos (2U)
2019-07-22 02:29:14 +02:00
# define GPIO_CRH_CNF_Msk (0x33333333UL << GPIO_CRH_CNF_Pos) /*!< 0xCCCCCCCC */
2018-03-31 15:34:59 +02:00
# define GPIO_CRH_CNF GPIO_CRH_CNF_Msk /*!< Port x configuration bits */
# define GPIO_CRH_CNF8_Pos (2U)
2019-07-22 02:29:14 +02:00
# define GPIO_CRH_CNF8_Msk (0x3UL << GPIO_CRH_CNF8_Pos) /*!< 0x0000000C */
2018-03-31 15:34:59 +02:00
# define GPIO_CRH_CNF8 GPIO_CRH_CNF8_Msk /*!< CNF8[1:0] bits (Port x configuration bits, pin 8) */
2019-07-22 02:29:14 +02:00
# define GPIO_CRH_CNF8_0 (0x1UL << GPIO_CRH_CNF8_Pos) /*!< 0x00000004 */
# define GPIO_CRH_CNF8_1 (0x2UL << GPIO_CRH_CNF8_Pos) /*!< 0x00000008 */
2018-03-31 15:34:59 +02:00
# define GPIO_CRH_CNF9_Pos (6U)
2019-07-22 02:29:14 +02:00
# define GPIO_CRH_CNF9_Msk (0x3UL << GPIO_CRH_CNF9_Pos) /*!< 0x000000C0 */
2018-03-31 15:34:59 +02:00
# define GPIO_CRH_CNF9 GPIO_CRH_CNF9_Msk /*!< CNF9[1:0] bits (Port x configuration bits, pin 9) */
2019-07-22 02:29:14 +02:00
# define GPIO_CRH_CNF9_0 (0x1UL << GPIO_CRH_CNF9_Pos) /*!< 0x00000040 */
# define GPIO_CRH_CNF9_1 (0x2UL << GPIO_CRH_CNF9_Pos) /*!< 0x00000080 */
2018-03-31 15:34:59 +02:00
# define GPIO_CRH_CNF10_Pos (10U)
2019-07-22 02:29:14 +02:00
# define GPIO_CRH_CNF10_Msk (0x3UL << GPIO_CRH_CNF10_Pos) /*!< 0x00000C00 */
2018-03-31 15:34:59 +02:00
# define GPIO_CRH_CNF10 GPIO_CRH_CNF10_Msk /*!< CNF10[1:0] bits (Port x configuration bits, pin 10) */
2019-07-22 02:29:14 +02:00
# define GPIO_CRH_CNF10_0 (0x1UL << GPIO_CRH_CNF10_Pos) /*!< 0x00000400 */
# define GPIO_CRH_CNF10_1 (0x2UL << GPIO_CRH_CNF10_Pos) /*!< 0x00000800 */
2018-03-31 15:34:59 +02:00
# define GPIO_CRH_CNF11_Pos (14U)
2019-07-22 02:29:14 +02:00
# define GPIO_CRH_CNF11_Msk (0x3UL << GPIO_CRH_CNF11_Pos) /*!< 0x0000C000 */
2018-03-31 15:34:59 +02:00
# define GPIO_CRH_CNF11 GPIO_CRH_CNF11_Msk /*!< CNF11[1:0] bits (Port x configuration bits, pin 11) */
2019-07-22 02:29:14 +02:00
# define GPIO_CRH_CNF11_0 (0x1UL << GPIO_CRH_CNF11_Pos) /*!< 0x00004000 */
# define GPIO_CRH_CNF11_1 (0x2UL << GPIO_CRH_CNF11_Pos) /*!< 0x00008000 */
2018-03-31 15:34:59 +02:00
# define GPIO_CRH_CNF12_Pos (18U)
2019-07-22 02:29:14 +02:00
# define GPIO_CRH_CNF12_Msk (0x3UL << GPIO_CRH_CNF12_Pos) /*!< 0x000C0000 */
2018-03-31 15:34:59 +02:00
# define GPIO_CRH_CNF12 GPIO_CRH_CNF12_Msk /*!< CNF12[1:0] bits (Port x configuration bits, pin 12) */
2019-07-22 02:29:14 +02:00
# define GPIO_CRH_CNF12_0 (0x1UL << GPIO_CRH_CNF12_Pos) /*!< 0x00040000 */
# define GPIO_CRH_CNF12_1 (0x2UL << GPIO_CRH_CNF12_Pos) /*!< 0x00080000 */
2018-03-31 15:34:59 +02:00
# define GPIO_CRH_CNF13_Pos (22U)
2019-07-22 02:29:14 +02:00
# define GPIO_CRH_CNF13_Msk (0x3UL << GPIO_CRH_CNF13_Pos) /*!< 0x00C00000 */
2018-03-31 15:34:59 +02:00
# define GPIO_CRH_CNF13 GPIO_CRH_CNF13_Msk /*!< CNF13[1:0] bits (Port x configuration bits, pin 13) */
2019-07-22 02:29:14 +02:00
# define GPIO_CRH_CNF13_0 (0x1UL << GPIO_CRH_CNF13_Pos) /*!< 0x00400000 */
# define GPIO_CRH_CNF13_1 (0x2UL << GPIO_CRH_CNF13_Pos) /*!< 0x00800000 */
2018-03-31 15:34:59 +02:00
# define GPIO_CRH_CNF14_Pos (26U)
2019-07-22 02:29:14 +02:00
# define GPIO_CRH_CNF14_Msk (0x3UL << GPIO_CRH_CNF14_Pos) /*!< 0x0C000000 */
2018-03-31 15:34:59 +02:00
# define GPIO_CRH_CNF14 GPIO_CRH_CNF14_Msk /*!< CNF14[1:0] bits (Port x configuration bits, pin 14) */
2019-07-22 02:29:14 +02:00
# define GPIO_CRH_CNF14_0 (0x1UL << GPIO_CRH_CNF14_Pos) /*!< 0x04000000 */
# define GPIO_CRH_CNF14_1 (0x2UL << GPIO_CRH_CNF14_Pos) /*!< 0x08000000 */
2018-03-31 15:34:59 +02:00
# define GPIO_CRH_CNF15_Pos (30U)
2019-07-22 02:29:14 +02:00
# define GPIO_CRH_CNF15_Msk (0x3UL << GPIO_CRH_CNF15_Pos) /*!< 0xC0000000 */
2018-03-31 15:34:59 +02:00
# define GPIO_CRH_CNF15 GPIO_CRH_CNF15_Msk /*!< CNF15[1:0] bits (Port x configuration bits, pin 15) */
2019-07-22 02:29:14 +02:00
# define GPIO_CRH_CNF15_0 (0x1UL << GPIO_CRH_CNF15_Pos) /*!< 0x40000000 */
# define GPIO_CRH_CNF15_1 (0x2UL << GPIO_CRH_CNF15_Pos) /*!< 0x80000000 */
2018-03-31 15:34:59 +02:00
/*!<****************** Bit definition for GPIO_IDR register *******************/
# define GPIO_IDR_IDR0_Pos (0U)
2019-07-22 02:29:14 +02:00
# define GPIO_IDR_IDR0_Msk (0x1UL << GPIO_IDR_IDR0_Pos) /*!< 0x00000001 */
2018-03-31 15:34:59 +02:00
# define GPIO_IDR_IDR0 GPIO_IDR_IDR0_Msk /*!< Port input data, bit 0 */
# define GPIO_IDR_IDR1_Pos (1U)
2019-07-22 02:29:14 +02:00
# define GPIO_IDR_IDR1_Msk (0x1UL << GPIO_IDR_IDR1_Pos) /*!< 0x00000002 */
2018-03-31 15:34:59 +02:00
# define GPIO_IDR_IDR1 GPIO_IDR_IDR1_Msk /*!< Port input data, bit 1 */
# define GPIO_IDR_IDR2_Pos (2U)
2019-07-22 02:29:14 +02:00
# define GPIO_IDR_IDR2_Msk (0x1UL << GPIO_IDR_IDR2_Pos) /*!< 0x00000004 */
2018-03-31 15:34:59 +02:00
# define GPIO_IDR_IDR2 GPIO_IDR_IDR2_Msk /*!< Port input data, bit 2 */
# define GPIO_IDR_IDR3_Pos (3U)
2019-07-22 02:29:14 +02:00
# define GPIO_IDR_IDR3_Msk (0x1UL << GPIO_IDR_IDR3_Pos) /*!< 0x00000008 */
2018-03-31 15:34:59 +02:00
# define GPIO_IDR_IDR3 GPIO_IDR_IDR3_Msk /*!< Port input data, bit 3 */
# define GPIO_IDR_IDR4_Pos (4U)
2019-07-22 02:29:14 +02:00
# define GPIO_IDR_IDR4_Msk (0x1UL << GPIO_IDR_IDR4_Pos) /*!< 0x00000010 */
2018-03-31 15:34:59 +02:00
# define GPIO_IDR_IDR4 GPIO_IDR_IDR4_Msk /*!< Port input data, bit 4 */
# define GPIO_IDR_IDR5_Pos (5U)
2019-07-22 02:29:14 +02:00
# define GPIO_IDR_IDR5_Msk (0x1UL << GPIO_IDR_IDR5_Pos) /*!< 0x00000020 */
2018-03-31 15:34:59 +02:00
# define GPIO_IDR_IDR5 GPIO_IDR_IDR5_Msk /*!< Port input data, bit 5 */
# define GPIO_IDR_IDR6_Pos (6U)
2019-07-22 02:29:14 +02:00
# define GPIO_IDR_IDR6_Msk (0x1UL << GPIO_IDR_IDR6_Pos) /*!< 0x00000040 */
2018-03-31 15:34:59 +02:00
# define GPIO_IDR_IDR6 GPIO_IDR_IDR6_Msk /*!< Port input data, bit 6 */
# define GPIO_IDR_IDR7_Pos (7U)
2019-07-22 02:29:14 +02:00
# define GPIO_IDR_IDR7_Msk (0x1UL << GPIO_IDR_IDR7_Pos) /*!< 0x00000080 */
2018-03-31 15:34:59 +02:00
# define GPIO_IDR_IDR7 GPIO_IDR_IDR7_Msk /*!< Port input data, bit 7 */
# define GPIO_IDR_IDR8_Pos (8U)
2019-07-22 02:29:14 +02:00
# define GPIO_IDR_IDR8_Msk (0x1UL << GPIO_IDR_IDR8_Pos) /*!< 0x00000100 */
2018-03-31 15:34:59 +02:00
# define GPIO_IDR_IDR8 GPIO_IDR_IDR8_Msk /*!< Port input data, bit 8 */
# define GPIO_IDR_IDR9_Pos (9U)
2019-07-22 02:29:14 +02:00
# define GPIO_IDR_IDR9_Msk (0x1UL << GPIO_IDR_IDR9_Pos) /*!< 0x00000200 */
2018-03-31 15:34:59 +02:00
# define GPIO_IDR_IDR9 GPIO_IDR_IDR9_Msk /*!< Port input data, bit 9 */
# define GPIO_IDR_IDR10_Pos (10U)
2019-07-22 02:29:14 +02:00
# define GPIO_IDR_IDR10_Msk (0x1UL << GPIO_IDR_IDR10_Pos) /*!< 0x00000400 */
2018-03-31 15:34:59 +02:00
# define GPIO_IDR_IDR10 GPIO_IDR_IDR10_Msk /*!< Port input data, bit 10 */
# define GPIO_IDR_IDR11_Pos (11U)
2019-07-22 02:29:14 +02:00
# define GPIO_IDR_IDR11_Msk (0x1UL << GPIO_IDR_IDR11_Pos) /*!< 0x00000800 */
2018-03-31 15:34:59 +02:00
# define GPIO_IDR_IDR11 GPIO_IDR_IDR11_Msk /*!< Port input data, bit 11 */
# define GPIO_IDR_IDR12_Pos (12U)
2019-07-22 02:29:14 +02:00
# define GPIO_IDR_IDR12_Msk (0x1UL << GPIO_IDR_IDR12_Pos) /*!< 0x00001000 */
2018-03-31 15:34:59 +02:00
# define GPIO_IDR_IDR12 GPIO_IDR_IDR12_Msk /*!< Port input data, bit 12 */
# define GPIO_IDR_IDR13_Pos (13U)
2019-07-22 02:29:14 +02:00
# define GPIO_IDR_IDR13_Msk (0x1UL << GPIO_IDR_IDR13_Pos) /*!< 0x00002000 */
2018-03-31 15:34:59 +02:00
# define GPIO_IDR_IDR13 GPIO_IDR_IDR13_Msk /*!< Port input data, bit 13 */
# define GPIO_IDR_IDR14_Pos (14U)
2019-07-22 02:29:14 +02:00
# define GPIO_IDR_IDR14_Msk (0x1UL << GPIO_IDR_IDR14_Pos) /*!< 0x00004000 */
2018-03-31 15:34:59 +02:00
# define GPIO_IDR_IDR14 GPIO_IDR_IDR14_Msk /*!< Port input data, bit 14 */
# define GPIO_IDR_IDR15_Pos (15U)
2019-07-22 02:29:14 +02:00
# define GPIO_IDR_IDR15_Msk (0x1UL << GPIO_IDR_IDR15_Pos) /*!< 0x00008000 */
2018-03-31 15:34:59 +02:00
# define GPIO_IDR_IDR15 GPIO_IDR_IDR15_Msk /*!< Port input data, bit 15 */
/******************* Bit definition for GPIO_ODR register *******************/
# define GPIO_ODR_ODR0_Pos (0U)
2019-07-22 02:29:14 +02:00
# define GPIO_ODR_ODR0_Msk (0x1UL << GPIO_ODR_ODR0_Pos) /*!< 0x00000001 */
2018-03-31 15:34:59 +02:00
# define GPIO_ODR_ODR0 GPIO_ODR_ODR0_Msk /*!< Port output data, bit 0 */
# define GPIO_ODR_ODR1_Pos (1U)
2019-07-22 02:29:14 +02:00
# define GPIO_ODR_ODR1_Msk (0x1UL << GPIO_ODR_ODR1_Pos) /*!< 0x00000002 */
2018-03-31 15:34:59 +02:00
# define GPIO_ODR_ODR1 GPIO_ODR_ODR1_Msk /*!< Port output data, bit 1 */
# define GPIO_ODR_ODR2_Pos (2U)
2019-07-22 02:29:14 +02:00
# define GPIO_ODR_ODR2_Msk (0x1UL << GPIO_ODR_ODR2_Pos) /*!< 0x00000004 */
2018-03-31 15:34:59 +02:00
# define GPIO_ODR_ODR2 GPIO_ODR_ODR2_Msk /*!< Port output data, bit 2 */
# define GPIO_ODR_ODR3_Pos (3U)
2019-07-22 02:29:14 +02:00
# define GPIO_ODR_ODR3_Msk (0x1UL << GPIO_ODR_ODR3_Pos) /*!< 0x00000008 */
2018-03-31 15:34:59 +02:00
# define GPIO_ODR_ODR3 GPIO_ODR_ODR3_Msk /*!< Port output data, bit 3 */
# define GPIO_ODR_ODR4_Pos (4U)
2019-07-22 02:29:14 +02:00
# define GPIO_ODR_ODR4_Msk (0x1UL << GPIO_ODR_ODR4_Pos) /*!< 0x00000010 */
2018-03-31 15:34:59 +02:00
# define GPIO_ODR_ODR4 GPIO_ODR_ODR4_Msk /*!< Port output data, bit 4 */
# define GPIO_ODR_ODR5_Pos (5U)
2019-07-22 02:29:14 +02:00
# define GPIO_ODR_ODR5_Msk (0x1UL << GPIO_ODR_ODR5_Pos) /*!< 0x00000020 */
2018-03-31 15:34:59 +02:00
# define GPIO_ODR_ODR5 GPIO_ODR_ODR5_Msk /*!< Port output data, bit 5 */
# define GPIO_ODR_ODR6_Pos (6U)
2019-07-22 02:29:14 +02:00
# define GPIO_ODR_ODR6_Msk (0x1UL << GPIO_ODR_ODR6_Pos) /*!< 0x00000040 */
2018-03-31 15:34:59 +02:00
# define GPIO_ODR_ODR6 GPIO_ODR_ODR6_Msk /*!< Port output data, bit 6 */
# define GPIO_ODR_ODR7_Pos (7U)
2019-07-22 02:29:14 +02:00
# define GPIO_ODR_ODR7_Msk (0x1UL << GPIO_ODR_ODR7_Pos) /*!< 0x00000080 */
2018-03-31 15:34:59 +02:00
# define GPIO_ODR_ODR7 GPIO_ODR_ODR7_Msk /*!< Port output data, bit 7 */
# define GPIO_ODR_ODR8_Pos (8U)
2019-07-22 02:29:14 +02:00
# define GPIO_ODR_ODR8_Msk (0x1UL << GPIO_ODR_ODR8_Pos) /*!< 0x00000100 */
2018-03-31 15:34:59 +02:00
# define GPIO_ODR_ODR8 GPIO_ODR_ODR8_Msk /*!< Port output data, bit 8 */
# define GPIO_ODR_ODR9_Pos (9U)
2019-07-22 02:29:14 +02:00
# define GPIO_ODR_ODR9_Msk (0x1UL << GPIO_ODR_ODR9_Pos) /*!< 0x00000200 */
2018-03-31 15:34:59 +02:00
# define GPIO_ODR_ODR9 GPIO_ODR_ODR9_Msk /*!< Port output data, bit 9 */
# define GPIO_ODR_ODR10_Pos (10U)
2019-07-22 02:29:14 +02:00
# define GPIO_ODR_ODR10_Msk (0x1UL << GPIO_ODR_ODR10_Pos) /*!< 0x00000400 */
2018-03-31 15:34:59 +02:00
# define GPIO_ODR_ODR10 GPIO_ODR_ODR10_Msk /*!< Port output data, bit 10 */
# define GPIO_ODR_ODR11_Pos (11U)
2019-07-22 02:29:14 +02:00
# define GPIO_ODR_ODR11_Msk (0x1UL << GPIO_ODR_ODR11_Pos) /*!< 0x00000800 */
2018-03-31 15:34:59 +02:00
# define GPIO_ODR_ODR11 GPIO_ODR_ODR11_Msk /*!< Port output data, bit 11 */
# define GPIO_ODR_ODR12_Pos (12U)
2019-07-22 02:29:14 +02:00
# define GPIO_ODR_ODR12_Msk (0x1UL << GPIO_ODR_ODR12_Pos) /*!< 0x00001000 */
2018-03-31 15:34:59 +02:00
# define GPIO_ODR_ODR12 GPIO_ODR_ODR12_Msk /*!< Port output data, bit 12 */
# define GPIO_ODR_ODR13_Pos (13U)
2019-07-22 02:29:14 +02:00
# define GPIO_ODR_ODR13_Msk (0x1UL << GPIO_ODR_ODR13_Pos) /*!< 0x00002000 */
2018-03-31 15:34:59 +02:00
# define GPIO_ODR_ODR13 GPIO_ODR_ODR13_Msk /*!< Port output data, bit 13 */
# define GPIO_ODR_ODR14_Pos (14U)
2019-07-22 02:29:14 +02:00
# define GPIO_ODR_ODR14_Msk (0x1UL << GPIO_ODR_ODR14_Pos) /*!< 0x00004000 */
2018-03-31 15:34:59 +02:00
# define GPIO_ODR_ODR14 GPIO_ODR_ODR14_Msk /*!< Port output data, bit 14 */
# define GPIO_ODR_ODR15_Pos (15U)
2019-07-22 02:29:14 +02:00
# define GPIO_ODR_ODR15_Msk (0x1UL << GPIO_ODR_ODR15_Pos) /*!< 0x00008000 */
2018-03-31 15:34:59 +02:00
# define GPIO_ODR_ODR15 GPIO_ODR_ODR15_Msk /*!< Port output data, bit 15 */
/****************** Bit definition for GPIO_BSRR register *******************/
# define GPIO_BSRR_BS0_Pos (0U)
2019-07-22 02:29:14 +02:00
# define GPIO_BSRR_BS0_Msk (0x1UL << GPIO_BSRR_BS0_Pos) /*!< 0x00000001 */
2018-03-31 15:34:59 +02:00
# define GPIO_BSRR_BS0 GPIO_BSRR_BS0_Msk /*!< Port x Set bit 0 */
# define GPIO_BSRR_BS1_Pos (1U)
2019-07-22 02:29:14 +02:00
# define GPIO_BSRR_BS1_Msk (0x1UL << GPIO_BSRR_BS1_Pos) /*!< 0x00000002 */
2018-03-31 15:34:59 +02:00
# define GPIO_BSRR_BS1 GPIO_BSRR_BS1_Msk /*!< Port x Set bit 1 */
# define GPIO_BSRR_BS2_Pos (2U)
2019-07-22 02:29:14 +02:00
# define GPIO_BSRR_BS2_Msk (0x1UL << GPIO_BSRR_BS2_Pos) /*!< 0x00000004 */
2018-03-31 15:34:59 +02:00
# define GPIO_BSRR_BS2 GPIO_BSRR_BS2_Msk /*!< Port x Set bit 2 */
# define GPIO_BSRR_BS3_Pos (3U)
2019-07-22 02:29:14 +02:00
# define GPIO_BSRR_BS3_Msk (0x1UL << GPIO_BSRR_BS3_Pos) /*!< 0x00000008 */
2018-03-31 15:34:59 +02:00
# define GPIO_BSRR_BS3 GPIO_BSRR_BS3_Msk /*!< Port x Set bit 3 */
# define GPIO_BSRR_BS4_Pos (4U)
2019-07-22 02:29:14 +02:00
# define GPIO_BSRR_BS4_Msk (0x1UL << GPIO_BSRR_BS4_Pos) /*!< 0x00000010 */
2018-03-31 15:34:59 +02:00
# define GPIO_BSRR_BS4 GPIO_BSRR_BS4_Msk /*!< Port x Set bit 4 */
# define GPIO_BSRR_BS5_Pos (5U)
2019-07-22 02:29:14 +02:00
# define GPIO_BSRR_BS5_Msk (0x1UL << GPIO_BSRR_BS5_Pos) /*!< 0x00000020 */
2018-03-31 15:34:59 +02:00
# define GPIO_BSRR_BS5 GPIO_BSRR_BS5_Msk /*!< Port x Set bit 5 */
# define GPIO_BSRR_BS6_Pos (6U)
2019-07-22 02:29:14 +02:00
# define GPIO_BSRR_BS6_Msk (0x1UL << GPIO_BSRR_BS6_Pos) /*!< 0x00000040 */
2018-03-31 15:34:59 +02:00
# define GPIO_BSRR_BS6 GPIO_BSRR_BS6_Msk /*!< Port x Set bit 6 */
# define GPIO_BSRR_BS7_Pos (7U)
2019-07-22 02:29:14 +02:00
# define GPIO_BSRR_BS7_Msk (0x1UL << GPIO_BSRR_BS7_Pos) /*!< 0x00000080 */
2018-03-31 15:34:59 +02:00
# define GPIO_BSRR_BS7 GPIO_BSRR_BS7_Msk /*!< Port x Set bit 7 */
# define GPIO_BSRR_BS8_Pos (8U)
2019-07-22 02:29:14 +02:00
# define GPIO_BSRR_BS8_Msk (0x1UL << GPIO_BSRR_BS8_Pos) /*!< 0x00000100 */
2018-03-31 15:34:59 +02:00
# define GPIO_BSRR_BS8 GPIO_BSRR_BS8_Msk /*!< Port x Set bit 8 */
# define GPIO_BSRR_BS9_Pos (9U)
2019-07-22 02:29:14 +02:00
# define GPIO_BSRR_BS9_Msk (0x1UL << GPIO_BSRR_BS9_Pos) /*!< 0x00000200 */
2018-03-31 15:34:59 +02:00
# define GPIO_BSRR_BS9 GPIO_BSRR_BS9_Msk /*!< Port x Set bit 9 */
# define GPIO_BSRR_BS10_Pos (10U)
2019-07-22 02:29:14 +02:00
# define GPIO_BSRR_BS10_Msk (0x1UL << GPIO_BSRR_BS10_Pos) /*!< 0x00000400 */
2018-03-31 15:34:59 +02:00
# define GPIO_BSRR_BS10 GPIO_BSRR_BS10_Msk /*!< Port x Set bit 10 */
# define GPIO_BSRR_BS11_Pos (11U)
2019-07-22 02:29:14 +02:00
# define GPIO_BSRR_BS11_Msk (0x1UL << GPIO_BSRR_BS11_Pos) /*!< 0x00000800 */
2018-03-31 15:34:59 +02:00
# define GPIO_BSRR_BS11 GPIO_BSRR_BS11_Msk /*!< Port x Set bit 11 */
# define GPIO_BSRR_BS12_Pos (12U)
2019-07-22 02:29:14 +02:00
# define GPIO_BSRR_BS12_Msk (0x1UL << GPIO_BSRR_BS12_Pos) /*!< 0x00001000 */
2018-03-31 15:34:59 +02:00
# define GPIO_BSRR_BS12 GPIO_BSRR_BS12_Msk /*!< Port x Set bit 12 */
# define GPIO_BSRR_BS13_Pos (13U)
2019-07-22 02:29:14 +02:00
# define GPIO_BSRR_BS13_Msk (0x1UL << GPIO_BSRR_BS13_Pos) /*!< 0x00002000 */
2018-03-31 15:34:59 +02:00
# define GPIO_BSRR_BS13 GPIO_BSRR_BS13_Msk /*!< Port x Set bit 13 */
# define GPIO_BSRR_BS14_Pos (14U)
2019-07-22 02:29:14 +02:00
# define GPIO_BSRR_BS14_Msk (0x1UL << GPIO_BSRR_BS14_Pos) /*!< 0x00004000 */
2018-03-31 15:34:59 +02:00
# define GPIO_BSRR_BS14 GPIO_BSRR_BS14_Msk /*!< Port x Set bit 14 */
# define GPIO_BSRR_BS15_Pos (15U)
2019-07-22 02:29:14 +02:00
# define GPIO_BSRR_BS15_Msk (0x1UL << GPIO_BSRR_BS15_Pos) /*!< 0x00008000 */
2018-03-31 15:34:59 +02:00
# define GPIO_BSRR_BS15 GPIO_BSRR_BS15_Msk /*!< Port x Set bit 15 */
# define GPIO_BSRR_BR0_Pos (16U)
2019-07-22 02:29:14 +02:00
# define GPIO_BSRR_BR0_Msk (0x1UL << GPIO_BSRR_BR0_Pos) /*!< 0x00010000 */
2018-03-31 15:34:59 +02:00
# define GPIO_BSRR_BR0 GPIO_BSRR_BR0_Msk /*!< Port x Reset bit 0 */
# define GPIO_BSRR_BR1_Pos (17U)
2019-07-22 02:29:14 +02:00
# define GPIO_BSRR_BR1_Msk (0x1UL << GPIO_BSRR_BR1_Pos) /*!< 0x00020000 */
2018-03-31 15:34:59 +02:00
# define GPIO_BSRR_BR1 GPIO_BSRR_BR1_Msk /*!< Port x Reset bit 1 */
# define GPIO_BSRR_BR2_Pos (18U)
2019-07-22 02:29:14 +02:00
# define GPIO_BSRR_BR2_Msk (0x1UL << GPIO_BSRR_BR2_Pos) /*!< 0x00040000 */
2018-03-31 15:34:59 +02:00
# define GPIO_BSRR_BR2 GPIO_BSRR_BR2_Msk /*!< Port x Reset bit 2 */
# define GPIO_BSRR_BR3_Pos (19U)
2019-07-22 02:29:14 +02:00
# define GPIO_BSRR_BR3_Msk (0x1UL << GPIO_BSRR_BR3_Pos) /*!< 0x00080000 */
2018-03-31 15:34:59 +02:00
# define GPIO_BSRR_BR3 GPIO_BSRR_BR3_Msk /*!< Port x Reset bit 3 */
# define GPIO_BSRR_BR4_Pos (20U)
2019-07-22 02:29:14 +02:00
# define GPIO_BSRR_BR4_Msk (0x1UL << GPIO_BSRR_BR4_Pos) /*!< 0x00100000 */
2018-03-31 15:34:59 +02:00
# define GPIO_BSRR_BR4 GPIO_BSRR_BR4_Msk /*!< Port x Reset bit 4 */
# define GPIO_BSRR_BR5_Pos (21U)
2019-07-22 02:29:14 +02:00
# define GPIO_BSRR_BR5_Msk (0x1UL << GPIO_BSRR_BR5_Pos) /*!< 0x00200000 */
2018-03-31 15:34:59 +02:00
# define GPIO_BSRR_BR5 GPIO_BSRR_BR5_Msk /*!< Port x Reset bit 5 */
# define GPIO_BSRR_BR6_Pos (22U)
2019-07-22 02:29:14 +02:00
# define GPIO_BSRR_BR6_Msk (0x1UL << GPIO_BSRR_BR6_Pos) /*!< 0x00400000 */
2018-03-31 15:34:59 +02:00
# define GPIO_BSRR_BR6 GPIO_BSRR_BR6_Msk /*!< Port x Reset bit 6 */
# define GPIO_BSRR_BR7_Pos (23U)
2019-07-22 02:29:14 +02:00
# define GPIO_BSRR_BR7_Msk (0x1UL << GPIO_BSRR_BR7_Pos) /*!< 0x00800000 */
2018-03-31 15:34:59 +02:00
# define GPIO_BSRR_BR7 GPIO_BSRR_BR7_Msk /*!< Port x Reset bit 7 */
# define GPIO_BSRR_BR8_Pos (24U)
2019-07-22 02:29:14 +02:00
# define GPIO_BSRR_BR8_Msk (0x1UL << GPIO_BSRR_BR8_Pos) /*!< 0x01000000 */
2018-03-31 15:34:59 +02:00
# define GPIO_BSRR_BR8 GPIO_BSRR_BR8_Msk /*!< Port x Reset bit 8 */
# define GPIO_BSRR_BR9_Pos (25U)
2019-07-22 02:29:14 +02:00
# define GPIO_BSRR_BR9_Msk (0x1UL << GPIO_BSRR_BR9_Pos) /*!< 0x02000000 */
2018-03-31 15:34:59 +02:00
# define GPIO_BSRR_BR9 GPIO_BSRR_BR9_Msk /*!< Port x Reset bit 9 */
# define GPIO_BSRR_BR10_Pos (26U)
2019-07-22 02:29:14 +02:00
# define GPIO_BSRR_BR10_Msk (0x1UL << GPIO_BSRR_BR10_Pos) /*!< 0x04000000 */
2018-03-31 15:34:59 +02:00
# define GPIO_BSRR_BR10 GPIO_BSRR_BR10_Msk /*!< Port x Reset bit 10 */
# define GPIO_BSRR_BR11_Pos (27U)
2019-07-22 02:29:14 +02:00
# define GPIO_BSRR_BR11_Msk (0x1UL << GPIO_BSRR_BR11_Pos) /*!< 0x08000000 */
2018-03-31 15:34:59 +02:00
# define GPIO_BSRR_BR11 GPIO_BSRR_BR11_Msk /*!< Port x Reset bit 11 */
# define GPIO_BSRR_BR12_Pos (28U)
2019-07-22 02:29:14 +02:00
# define GPIO_BSRR_BR12_Msk (0x1UL << GPIO_BSRR_BR12_Pos) /*!< 0x10000000 */
2018-03-31 15:34:59 +02:00
# define GPIO_BSRR_BR12 GPIO_BSRR_BR12_Msk /*!< Port x Reset bit 12 */
# define GPIO_BSRR_BR13_Pos (29U)
2019-07-22 02:29:14 +02:00
# define GPIO_BSRR_BR13_Msk (0x1UL << GPIO_BSRR_BR13_Pos) /*!< 0x20000000 */
2018-03-31 15:34:59 +02:00
# define GPIO_BSRR_BR13 GPIO_BSRR_BR13_Msk /*!< Port x Reset bit 13 */
# define GPIO_BSRR_BR14_Pos (30U)
2019-07-22 02:29:14 +02:00
# define GPIO_BSRR_BR14_Msk (0x1UL << GPIO_BSRR_BR14_Pos) /*!< 0x40000000 */
2018-03-31 15:34:59 +02:00
# define GPIO_BSRR_BR14 GPIO_BSRR_BR14_Msk /*!< Port x Reset bit 14 */
# define GPIO_BSRR_BR15_Pos (31U)
2019-07-22 02:29:14 +02:00
# define GPIO_BSRR_BR15_Msk (0x1UL << GPIO_BSRR_BR15_Pos) /*!< 0x80000000 */
2018-03-31 15:34:59 +02:00
# define GPIO_BSRR_BR15 GPIO_BSRR_BR15_Msk /*!< Port x Reset bit 15 */
/******************* Bit definition for GPIO_BRR register *******************/
# define GPIO_BRR_BR0_Pos (0U)
2019-07-22 02:29:14 +02:00
# define GPIO_BRR_BR0_Msk (0x1UL << GPIO_BRR_BR0_Pos) /*!< 0x00000001 */
2018-03-31 15:34:59 +02:00
# define GPIO_BRR_BR0 GPIO_BRR_BR0_Msk /*!< Port x Reset bit 0 */
# define GPIO_BRR_BR1_Pos (1U)
2019-07-22 02:29:14 +02:00
# define GPIO_BRR_BR1_Msk (0x1UL << GPIO_BRR_BR1_Pos) /*!< 0x00000002 */
2018-03-31 15:34:59 +02:00
# define GPIO_BRR_BR1 GPIO_BRR_BR1_Msk /*!< Port x Reset bit 1 */
# define GPIO_BRR_BR2_Pos (2U)
2019-07-22 02:29:14 +02:00
# define GPIO_BRR_BR2_Msk (0x1UL << GPIO_BRR_BR2_Pos) /*!< 0x00000004 */
2018-03-31 15:34:59 +02:00
# define GPIO_BRR_BR2 GPIO_BRR_BR2_Msk /*!< Port x Reset bit 2 */
# define GPIO_BRR_BR3_Pos (3U)
2019-07-22 02:29:14 +02:00
# define GPIO_BRR_BR3_Msk (0x1UL << GPIO_BRR_BR3_Pos) /*!< 0x00000008 */
2018-03-31 15:34:59 +02:00
# define GPIO_BRR_BR3 GPIO_BRR_BR3_Msk /*!< Port x Reset bit 3 */
# define GPIO_BRR_BR4_Pos (4U)
2019-07-22 02:29:14 +02:00
# define GPIO_BRR_BR4_Msk (0x1UL << GPIO_BRR_BR4_Pos) /*!< 0x00000010 */
2018-03-31 15:34:59 +02:00
# define GPIO_BRR_BR4 GPIO_BRR_BR4_Msk /*!< Port x Reset bit 4 */
# define GPIO_BRR_BR5_Pos (5U)
2019-07-22 02:29:14 +02:00
# define GPIO_BRR_BR5_Msk (0x1UL << GPIO_BRR_BR5_Pos) /*!< 0x00000020 */
2018-03-31 15:34:59 +02:00
# define GPIO_BRR_BR5 GPIO_BRR_BR5_Msk /*!< Port x Reset bit 5 */
# define GPIO_BRR_BR6_Pos (6U)
2019-07-22 02:29:14 +02:00
# define GPIO_BRR_BR6_Msk (0x1UL << GPIO_BRR_BR6_Pos) /*!< 0x00000040 */
2018-03-31 15:34:59 +02:00
# define GPIO_BRR_BR6 GPIO_BRR_BR6_Msk /*!< Port x Reset bit 6 */
# define GPIO_BRR_BR7_Pos (7U)
2019-07-22 02:29:14 +02:00
# define GPIO_BRR_BR7_Msk (0x1UL << GPIO_BRR_BR7_Pos) /*!< 0x00000080 */
2018-03-31 15:34:59 +02:00
# define GPIO_BRR_BR7 GPIO_BRR_BR7_Msk /*!< Port x Reset bit 7 */
# define GPIO_BRR_BR8_Pos (8U)
2019-07-22 02:29:14 +02:00
# define GPIO_BRR_BR8_Msk (0x1UL << GPIO_BRR_BR8_Pos) /*!< 0x00000100 */
2018-03-31 15:34:59 +02:00
# define GPIO_BRR_BR8 GPIO_BRR_BR8_Msk /*!< Port x Reset bit 8 */
# define GPIO_BRR_BR9_Pos (9U)
2019-07-22 02:29:14 +02:00
# define GPIO_BRR_BR9_Msk (0x1UL << GPIO_BRR_BR9_Pos) /*!< 0x00000200 */
2018-03-31 15:34:59 +02:00
# define GPIO_BRR_BR9 GPIO_BRR_BR9_Msk /*!< Port x Reset bit 9 */
# define GPIO_BRR_BR10_Pos (10U)
2019-07-22 02:29:14 +02:00
# define GPIO_BRR_BR10_Msk (0x1UL << GPIO_BRR_BR10_Pos) /*!< 0x00000400 */
2018-03-31 15:34:59 +02:00
# define GPIO_BRR_BR10 GPIO_BRR_BR10_Msk /*!< Port x Reset bit 10 */
# define GPIO_BRR_BR11_Pos (11U)
2019-07-22 02:29:14 +02:00
# define GPIO_BRR_BR11_Msk (0x1UL << GPIO_BRR_BR11_Pos) /*!< 0x00000800 */
2018-03-31 15:34:59 +02:00
# define GPIO_BRR_BR11 GPIO_BRR_BR11_Msk /*!< Port x Reset bit 11 */
# define GPIO_BRR_BR12_Pos (12U)
2019-07-22 02:29:14 +02:00
# define GPIO_BRR_BR12_Msk (0x1UL << GPIO_BRR_BR12_Pos) /*!< 0x00001000 */
2018-03-31 15:34:59 +02:00
# define GPIO_BRR_BR12 GPIO_BRR_BR12_Msk /*!< Port x Reset bit 12 */
# define GPIO_BRR_BR13_Pos (13U)
2019-07-22 02:29:14 +02:00
# define GPIO_BRR_BR13_Msk (0x1UL << GPIO_BRR_BR13_Pos) /*!< 0x00002000 */
2018-03-31 15:34:59 +02:00
# define GPIO_BRR_BR13 GPIO_BRR_BR13_Msk /*!< Port x Reset bit 13 */
# define GPIO_BRR_BR14_Pos (14U)
2019-07-22 02:29:14 +02:00
# define GPIO_BRR_BR14_Msk (0x1UL << GPIO_BRR_BR14_Pos) /*!< 0x00004000 */
2018-03-31 15:34:59 +02:00
# define GPIO_BRR_BR14 GPIO_BRR_BR14_Msk /*!< Port x Reset bit 14 */
# define GPIO_BRR_BR15_Pos (15U)
2019-07-22 02:29:14 +02:00
# define GPIO_BRR_BR15_Msk (0x1UL << GPIO_BRR_BR15_Pos) /*!< 0x00008000 */
2018-03-31 15:34:59 +02:00
# define GPIO_BRR_BR15 GPIO_BRR_BR15_Msk /*!< Port x Reset bit 15 */
/****************** Bit definition for GPIO_LCKR register *******************/
# define GPIO_LCKR_LCK0_Pos (0U)
2019-07-22 02:29:14 +02:00
# define GPIO_LCKR_LCK0_Msk (0x1UL << GPIO_LCKR_LCK0_Pos) /*!< 0x00000001 */
2018-03-31 15:34:59 +02:00
# define GPIO_LCKR_LCK0 GPIO_LCKR_LCK0_Msk /*!< Port x Lock bit 0 */
# define GPIO_LCKR_LCK1_Pos (1U)
2019-07-22 02:29:14 +02:00
# define GPIO_LCKR_LCK1_Msk (0x1UL << GPIO_LCKR_LCK1_Pos) /*!< 0x00000002 */
2018-03-31 15:34:59 +02:00
# define GPIO_LCKR_LCK1 GPIO_LCKR_LCK1_Msk /*!< Port x Lock bit 1 */
# define GPIO_LCKR_LCK2_Pos (2U)
2019-07-22 02:29:14 +02:00
# define GPIO_LCKR_LCK2_Msk (0x1UL << GPIO_LCKR_LCK2_Pos) /*!< 0x00000004 */
2018-03-31 15:34:59 +02:00
# define GPIO_LCKR_LCK2 GPIO_LCKR_LCK2_Msk /*!< Port x Lock bit 2 */
# define GPIO_LCKR_LCK3_Pos (3U)
2019-07-22 02:29:14 +02:00
# define GPIO_LCKR_LCK3_Msk (0x1UL << GPIO_LCKR_LCK3_Pos) /*!< 0x00000008 */
2018-03-31 15:34:59 +02:00
# define GPIO_LCKR_LCK3 GPIO_LCKR_LCK3_Msk /*!< Port x Lock bit 3 */
# define GPIO_LCKR_LCK4_Pos (4U)
2019-07-22 02:29:14 +02:00
# define GPIO_LCKR_LCK4_Msk (0x1UL << GPIO_LCKR_LCK4_Pos) /*!< 0x00000010 */
2018-03-31 15:34:59 +02:00
# define GPIO_LCKR_LCK4 GPIO_LCKR_LCK4_Msk /*!< Port x Lock bit 4 */
# define GPIO_LCKR_LCK5_Pos (5U)
2019-07-22 02:29:14 +02:00
# define GPIO_LCKR_LCK5_Msk (0x1UL << GPIO_LCKR_LCK5_Pos) /*!< 0x00000020 */
2018-03-31 15:34:59 +02:00
# define GPIO_LCKR_LCK5 GPIO_LCKR_LCK5_Msk /*!< Port x Lock bit 5 */
# define GPIO_LCKR_LCK6_Pos (6U)
2019-07-22 02:29:14 +02:00
# define GPIO_LCKR_LCK6_Msk (0x1UL << GPIO_LCKR_LCK6_Pos) /*!< 0x00000040 */
2018-03-31 15:34:59 +02:00
# define GPIO_LCKR_LCK6 GPIO_LCKR_LCK6_Msk /*!< Port x Lock bit 6 */
# define GPIO_LCKR_LCK7_Pos (7U)
2019-07-22 02:29:14 +02:00
# define GPIO_LCKR_LCK7_Msk (0x1UL << GPIO_LCKR_LCK7_Pos) /*!< 0x00000080 */
2018-03-31 15:34:59 +02:00
# define GPIO_LCKR_LCK7 GPIO_LCKR_LCK7_Msk /*!< Port x Lock bit 7 */
# define GPIO_LCKR_LCK8_Pos (8U)
2019-07-22 02:29:14 +02:00
# define GPIO_LCKR_LCK8_Msk (0x1UL << GPIO_LCKR_LCK8_Pos) /*!< 0x00000100 */
2018-03-31 15:34:59 +02:00
# define GPIO_LCKR_LCK8 GPIO_LCKR_LCK8_Msk /*!< Port x Lock bit 8 */
# define GPIO_LCKR_LCK9_Pos (9U)
2019-07-22 02:29:14 +02:00
# define GPIO_LCKR_LCK9_Msk (0x1UL << GPIO_LCKR_LCK9_Pos) /*!< 0x00000200 */
2018-03-31 15:34:59 +02:00
# define GPIO_LCKR_LCK9 GPIO_LCKR_LCK9_Msk /*!< Port x Lock bit 9 */
# define GPIO_LCKR_LCK10_Pos (10U)
2019-07-22 02:29:14 +02:00
# define GPIO_LCKR_LCK10_Msk (0x1UL << GPIO_LCKR_LCK10_Pos) /*!< 0x00000400 */
2018-03-31 15:34:59 +02:00
# define GPIO_LCKR_LCK10 GPIO_LCKR_LCK10_Msk /*!< Port x Lock bit 10 */
# define GPIO_LCKR_LCK11_Pos (11U)
2019-07-22 02:29:14 +02:00
# define GPIO_LCKR_LCK11_Msk (0x1UL << GPIO_LCKR_LCK11_Pos) /*!< 0x00000800 */
2018-03-31 15:34:59 +02:00
# define GPIO_LCKR_LCK11 GPIO_LCKR_LCK11_Msk /*!< Port x Lock bit 11 */
# define GPIO_LCKR_LCK12_Pos (12U)
2019-07-22 02:29:14 +02:00
# define GPIO_LCKR_LCK12_Msk (0x1UL << GPIO_LCKR_LCK12_Pos) /*!< 0x00001000 */
2018-03-31 15:34:59 +02:00
# define GPIO_LCKR_LCK12 GPIO_LCKR_LCK12_Msk /*!< Port x Lock bit 12 */
# define GPIO_LCKR_LCK13_Pos (13U)
2019-07-22 02:29:14 +02:00
# define GPIO_LCKR_LCK13_Msk (0x1UL << GPIO_LCKR_LCK13_Pos) /*!< 0x00002000 */
2018-03-31 15:34:59 +02:00
# define GPIO_LCKR_LCK13 GPIO_LCKR_LCK13_Msk /*!< Port x Lock bit 13 */
# define GPIO_LCKR_LCK14_Pos (14U)
2019-07-22 02:29:14 +02:00
# define GPIO_LCKR_LCK14_Msk (0x1UL << GPIO_LCKR_LCK14_Pos) /*!< 0x00004000 */
2018-03-31 15:34:59 +02:00
# define GPIO_LCKR_LCK14 GPIO_LCKR_LCK14_Msk /*!< Port x Lock bit 14 */
# define GPIO_LCKR_LCK15_Pos (15U)
2019-07-22 02:29:14 +02:00
# define GPIO_LCKR_LCK15_Msk (0x1UL << GPIO_LCKR_LCK15_Pos) /*!< 0x00008000 */
2018-03-31 15:34:59 +02:00
# define GPIO_LCKR_LCK15 GPIO_LCKR_LCK15_Msk /*!< Port x Lock bit 15 */
# define GPIO_LCKR_LCKK_Pos (16U)
2019-07-22 02:29:14 +02:00
# define GPIO_LCKR_LCKK_Msk (0x1UL << GPIO_LCKR_LCKK_Pos) /*!< 0x00010000 */
2018-03-31 15:34:59 +02:00
# define GPIO_LCKR_LCKK GPIO_LCKR_LCKK_Msk /*!< Lock key */
/*----------------------------------------------------------------------------*/
/****************** Bit definition for AFIO_EVCR register *******************/
# define AFIO_EVCR_PIN_Pos (0U)
2019-07-22 02:29:14 +02:00
# define AFIO_EVCR_PIN_Msk (0xFUL << AFIO_EVCR_PIN_Pos) /*!< 0x0000000F */
2018-03-31 15:34:59 +02:00
# define AFIO_EVCR_PIN AFIO_EVCR_PIN_Msk /*!< PIN[3:0] bits (Pin selection) */
2019-07-22 02:29:14 +02:00
# define AFIO_EVCR_PIN_0 (0x1UL << AFIO_EVCR_PIN_Pos) /*!< 0x00000001 */
# define AFIO_EVCR_PIN_1 (0x2UL << AFIO_EVCR_PIN_Pos) /*!< 0x00000002 */
# define AFIO_EVCR_PIN_2 (0x4UL << AFIO_EVCR_PIN_Pos) /*!< 0x00000004 */
# define AFIO_EVCR_PIN_3 (0x8UL << AFIO_EVCR_PIN_Pos) /*!< 0x00000008 */
2018-03-31 15:34:59 +02:00
/*!< PIN configuration */
# define AFIO_EVCR_PIN_PX0 0x00000000U /*!< Pin 0 selected */
# define AFIO_EVCR_PIN_PX1_Pos (0U)
2019-07-22 02:29:14 +02:00
# define AFIO_EVCR_PIN_PX1_Msk (0x1UL << AFIO_EVCR_PIN_PX1_Pos) /*!< 0x00000001 */
2018-03-31 15:34:59 +02:00
# define AFIO_EVCR_PIN_PX1 AFIO_EVCR_PIN_PX1_Msk /*!< Pin 1 selected */
# define AFIO_EVCR_PIN_PX2_Pos (1U)
2019-07-22 02:29:14 +02:00
# define AFIO_EVCR_PIN_PX2_Msk (0x1UL << AFIO_EVCR_PIN_PX2_Pos) /*!< 0x00000002 */
2018-03-31 15:34:59 +02:00
# define AFIO_EVCR_PIN_PX2 AFIO_EVCR_PIN_PX2_Msk /*!< Pin 2 selected */
# define AFIO_EVCR_PIN_PX3_Pos (0U)
2019-07-22 02:29:14 +02:00
# define AFIO_EVCR_PIN_PX3_Msk (0x3UL << AFIO_EVCR_PIN_PX3_Pos) /*!< 0x00000003 */
2018-03-31 15:34:59 +02:00
# define AFIO_EVCR_PIN_PX3 AFIO_EVCR_PIN_PX3_Msk /*!< Pin 3 selected */
# define AFIO_EVCR_PIN_PX4_Pos (2U)
2019-07-22 02:29:14 +02:00
# define AFIO_EVCR_PIN_PX4_Msk (0x1UL << AFIO_EVCR_PIN_PX4_Pos) /*!< 0x00000004 */
2018-03-31 15:34:59 +02:00
# define AFIO_EVCR_PIN_PX4 AFIO_EVCR_PIN_PX4_Msk /*!< Pin 4 selected */
# define AFIO_EVCR_PIN_PX5_Pos (0U)
2019-07-22 02:29:14 +02:00
# define AFIO_EVCR_PIN_PX5_Msk (0x5UL << AFIO_EVCR_PIN_PX5_Pos) /*!< 0x00000005 */
2018-03-31 15:34:59 +02:00
# define AFIO_EVCR_PIN_PX5 AFIO_EVCR_PIN_PX5_Msk /*!< Pin 5 selected */
# define AFIO_EVCR_PIN_PX6_Pos (1U)
2019-07-22 02:29:14 +02:00
# define AFIO_EVCR_PIN_PX6_Msk (0x3UL << AFIO_EVCR_PIN_PX6_Pos) /*!< 0x00000006 */
2018-03-31 15:34:59 +02:00
# define AFIO_EVCR_PIN_PX6 AFIO_EVCR_PIN_PX6_Msk /*!< Pin 6 selected */
# define AFIO_EVCR_PIN_PX7_Pos (0U)
2019-07-22 02:29:14 +02:00
# define AFIO_EVCR_PIN_PX7_Msk (0x7UL << AFIO_EVCR_PIN_PX7_Pos) /*!< 0x00000007 */
2018-03-31 15:34:59 +02:00
# define AFIO_EVCR_PIN_PX7 AFIO_EVCR_PIN_PX7_Msk /*!< Pin 7 selected */
# define AFIO_EVCR_PIN_PX8_Pos (3U)
2019-07-22 02:29:14 +02:00
# define AFIO_EVCR_PIN_PX8_Msk (0x1UL << AFIO_EVCR_PIN_PX8_Pos) /*!< 0x00000008 */
2018-03-31 15:34:59 +02:00
# define AFIO_EVCR_PIN_PX8 AFIO_EVCR_PIN_PX8_Msk /*!< Pin 8 selected */
# define AFIO_EVCR_PIN_PX9_Pos (0U)
2019-07-22 02:29:14 +02:00
# define AFIO_EVCR_PIN_PX9_Msk (0x9UL << AFIO_EVCR_PIN_PX9_Pos) /*!< 0x00000009 */
2018-03-31 15:34:59 +02:00
# define AFIO_EVCR_PIN_PX9 AFIO_EVCR_PIN_PX9_Msk /*!< Pin 9 selected */
# define AFIO_EVCR_PIN_PX10_Pos (1U)
2019-07-22 02:29:14 +02:00
# define AFIO_EVCR_PIN_PX10_Msk (0x5UL << AFIO_EVCR_PIN_PX10_Pos) /*!< 0x0000000A */
2018-03-31 15:34:59 +02:00
# define AFIO_EVCR_PIN_PX10 AFIO_EVCR_PIN_PX10_Msk /*!< Pin 10 selected */
# define AFIO_EVCR_PIN_PX11_Pos (0U)
2019-07-22 02:29:14 +02:00
# define AFIO_EVCR_PIN_PX11_Msk (0xBUL << AFIO_EVCR_PIN_PX11_Pos) /*!< 0x0000000B */
2018-03-31 15:34:59 +02:00
# define AFIO_EVCR_PIN_PX11 AFIO_EVCR_PIN_PX11_Msk /*!< Pin 11 selected */
# define AFIO_EVCR_PIN_PX12_Pos (2U)
2019-07-22 02:29:14 +02:00
# define AFIO_EVCR_PIN_PX12_Msk (0x3UL << AFIO_EVCR_PIN_PX12_Pos) /*!< 0x0000000C */
2018-03-31 15:34:59 +02:00
# define AFIO_EVCR_PIN_PX12 AFIO_EVCR_PIN_PX12_Msk /*!< Pin 12 selected */
# define AFIO_EVCR_PIN_PX13_Pos (0U)
2019-07-22 02:29:14 +02:00
# define AFIO_EVCR_PIN_PX13_Msk (0xDUL << AFIO_EVCR_PIN_PX13_Pos) /*!< 0x0000000D */
2018-03-31 15:34:59 +02:00
# define AFIO_EVCR_PIN_PX13 AFIO_EVCR_PIN_PX13_Msk /*!< Pin 13 selected */
# define AFIO_EVCR_PIN_PX14_Pos (1U)
2019-07-22 02:29:14 +02:00
# define AFIO_EVCR_PIN_PX14_Msk (0x7UL << AFIO_EVCR_PIN_PX14_Pos) /*!< 0x0000000E */
2018-03-31 15:34:59 +02:00
# define AFIO_EVCR_PIN_PX14 AFIO_EVCR_PIN_PX14_Msk /*!< Pin 14 selected */
# define AFIO_EVCR_PIN_PX15_Pos (0U)
2019-07-22 02:29:14 +02:00
# define AFIO_EVCR_PIN_PX15_Msk (0xFUL << AFIO_EVCR_PIN_PX15_Pos) /*!< 0x0000000F */
2018-03-31 15:34:59 +02:00
# define AFIO_EVCR_PIN_PX15 AFIO_EVCR_PIN_PX15_Msk /*!< Pin 15 selected */
# define AFIO_EVCR_PORT_Pos (4U)
2019-07-22 02:29:14 +02:00
# define AFIO_EVCR_PORT_Msk (0x7UL << AFIO_EVCR_PORT_Pos) /*!< 0x00000070 */
2018-03-31 15:34:59 +02:00
# define AFIO_EVCR_PORT AFIO_EVCR_PORT_Msk /*!< PORT[2:0] bits (Port selection) */
2019-07-22 02:29:14 +02:00
# define AFIO_EVCR_PORT_0 (0x1UL << AFIO_EVCR_PORT_Pos) /*!< 0x00000010 */
# define AFIO_EVCR_PORT_1 (0x2UL << AFIO_EVCR_PORT_Pos) /*!< 0x00000020 */
# define AFIO_EVCR_PORT_2 (0x4UL << AFIO_EVCR_PORT_Pos) /*!< 0x00000040 */
2018-03-31 15:34:59 +02:00
/*!< PORT configuration */
# define AFIO_EVCR_PORT_PA 0x00000000 /*!< Port A selected */
# define AFIO_EVCR_PORT_PB_Pos (4U)
2019-07-22 02:29:14 +02:00
# define AFIO_EVCR_PORT_PB_Msk (0x1UL << AFIO_EVCR_PORT_PB_Pos) /*!< 0x00000010 */
2018-03-31 15:34:59 +02:00
# define AFIO_EVCR_PORT_PB AFIO_EVCR_PORT_PB_Msk /*!< Port B selected */
# define AFIO_EVCR_PORT_PC_Pos (5U)
2019-07-22 02:29:14 +02:00
# define AFIO_EVCR_PORT_PC_Msk (0x1UL << AFIO_EVCR_PORT_PC_Pos) /*!< 0x00000020 */
2018-03-31 15:34:59 +02:00
# define AFIO_EVCR_PORT_PC AFIO_EVCR_PORT_PC_Msk /*!< Port C selected */
# define AFIO_EVCR_PORT_PD_Pos (4U)
2019-07-22 02:29:14 +02:00
# define AFIO_EVCR_PORT_PD_Msk (0x3UL << AFIO_EVCR_PORT_PD_Pos) /*!< 0x00000030 */
2018-03-31 15:34:59 +02:00
# define AFIO_EVCR_PORT_PD AFIO_EVCR_PORT_PD_Msk /*!< Port D selected */
# define AFIO_EVCR_PORT_PE_Pos (6U)
2019-07-22 02:29:14 +02:00
# define AFIO_EVCR_PORT_PE_Msk (0x1UL << AFIO_EVCR_PORT_PE_Pos) /*!< 0x00000040 */
2018-03-31 15:34:59 +02:00
# define AFIO_EVCR_PORT_PE AFIO_EVCR_PORT_PE_Msk /*!< Port E selected */
# define AFIO_EVCR_EVOE_Pos (7U)
2019-07-22 02:29:14 +02:00
# define AFIO_EVCR_EVOE_Msk (0x1UL << AFIO_EVCR_EVOE_Pos) /*!< 0x00000080 */
2018-03-31 15:34:59 +02:00
# define AFIO_EVCR_EVOE AFIO_EVCR_EVOE_Msk /*!< Event Output Enable */
/****************** Bit definition for AFIO_MAPR register *******************/
# define AFIO_MAPR_SPI1_REMAP_Pos (0U)
2019-07-22 02:29:14 +02:00
# define AFIO_MAPR_SPI1_REMAP_Msk (0x1UL << AFIO_MAPR_SPI1_REMAP_Pos) /*!< 0x00000001 */
2018-03-31 15:34:59 +02:00
# define AFIO_MAPR_SPI1_REMAP AFIO_MAPR_SPI1_REMAP_Msk /*!< SPI1 remapping */
# define AFIO_MAPR_I2C1_REMAP_Pos (1U)
2019-07-22 02:29:14 +02:00
# define AFIO_MAPR_I2C1_REMAP_Msk (0x1UL << AFIO_MAPR_I2C1_REMAP_Pos) /*!< 0x00000002 */
2018-03-31 15:34:59 +02:00
# define AFIO_MAPR_I2C1_REMAP AFIO_MAPR_I2C1_REMAP_Msk /*!< I2C1 remapping */
# define AFIO_MAPR_USART1_REMAP_Pos (2U)
2019-07-22 02:29:14 +02:00
# define AFIO_MAPR_USART1_REMAP_Msk (0x1UL << AFIO_MAPR_USART1_REMAP_Pos) /*!< 0x00000004 */
2018-03-31 15:34:59 +02:00
# define AFIO_MAPR_USART1_REMAP AFIO_MAPR_USART1_REMAP_Msk /*!< USART1 remapping */
# define AFIO_MAPR_USART2_REMAP_Pos (3U)
2019-07-22 02:29:14 +02:00
# define AFIO_MAPR_USART2_REMAP_Msk (0x1UL << AFIO_MAPR_USART2_REMAP_Pos) /*!< 0x00000008 */
2018-03-31 15:34:59 +02:00
# define AFIO_MAPR_USART2_REMAP AFIO_MAPR_USART2_REMAP_Msk /*!< USART2 remapping */
# define AFIO_MAPR_USART3_REMAP_Pos (4U)
2019-07-22 02:29:14 +02:00
# define AFIO_MAPR_USART3_REMAP_Msk (0x3UL << AFIO_MAPR_USART3_REMAP_Pos) /*!< 0x00000030 */
2018-03-31 15:34:59 +02:00
# define AFIO_MAPR_USART3_REMAP AFIO_MAPR_USART3_REMAP_Msk /*!< USART3_REMAP[1:0] bits (USART3 remapping) */
2019-07-22 02:29:14 +02:00
# define AFIO_MAPR_USART3_REMAP_0 (0x1UL << AFIO_MAPR_USART3_REMAP_Pos) /*!< 0x00000010 */
# define AFIO_MAPR_USART3_REMAP_1 (0x2UL << AFIO_MAPR_USART3_REMAP_Pos) /*!< 0x00000020 */
2018-03-31 15:34:59 +02:00
/* USART3_REMAP configuration */
# define AFIO_MAPR_USART3_REMAP_NOREMAP 0x00000000U /*!< No remap (TX/PB10, RX/PB11, CK/PB12, CTS/PB13, RTS/PB14) */
# define AFIO_MAPR_USART3_REMAP_PARTIALREMAP_Pos (4U)
2019-07-22 02:29:14 +02:00
# define AFIO_MAPR_USART3_REMAP_PARTIALREMAP_Msk (0x1UL << AFIO_MAPR_USART3_REMAP_PARTIALREMAP_Pos) /*!< 0x00000010 */
2018-03-31 15:34:59 +02:00
# define AFIO_MAPR_USART3_REMAP_PARTIALREMAP AFIO_MAPR_USART3_REMAP_PARTIALREMAP_Msk /*!< Partial remap (TX/PC10, RX/PC11, CK/PC12, CTS/PB13, RTS/PB14) */
# define AFIO_MAPR_USART3_REMAP_FULLREMAP_Pos (4U)
2019-07-22 02:29:14 +02:00
# define AFIO_MAPR_USART3_REMAP_FULLREMAP_Msk (0x3UL << AFIO_MAPR_USART3_REMAP_FULLREMAP_Pos) /*!< 0x00000030 */
2018-03-31 15:34:59 +02:00
# define AFIO_MAPR_USART3_REMAP_FULLREMAP AFIO_MAPR_USART3_REMAP_FULLREMAP_Msk /*!< Full remap (TX/PD8, RX/PD9, CK/PD10, CTS/PD11, RTS/PD12) */
# define AFIO_MAPR_TIM1_REMAP_Pos (6U)
2019-07-22 02:29:14 +02:00
# define AFIO_MAPR_TIM1_REMAP_Msk (0x3UL << AFIO_MAPR_TIM1_REMAP_Pos) /*!< 0x000000C0 */
2018-03-31 15:34:59 +02:00
# define AFIO_MAPR_TIM1_REMAP AFIO_MAPR_TIM1_REMAP_Msk /*!< TIM1_REMAP[1:0] bits (TIM1 remapping) */
2019-07-22 02:29:14 +02:00
# define AFIO_MAPR_TIM1_REMAP_0 (0x1UL << AFIO_MAPR_TIM1_REMAP_Pos) /*!< 0x00000040 */
# define AFIO_MAPR_TIM1_REMAP_1 (0x2UL << AFIO_MAPR_TIM1_REMAP_Pos) /*!< 0x00000080 */
2018-03-31 15:34:59 +02:00
/*!< TIM1_REMAP configuration */
# define AFIO_MAPR_TIM1_REMAP_NOREMAP 0x00000000U /*!< No remap (ETR/PA12, CH1/PA8, CH2/PA9, CH3/PA10, CH4/PA11, BKIN/PB12, CH1N/PB13, CH2N/PB14, CH3N/PB15) */
# define AFIO_MAPR_TIM1_REMAP_PARTIALREMAP_Pos (6U)
2019-07-22 02:29:14 +02:00
# define AFIO_MAPR_TIM1_REMAP_PARTIALREMAP_Msk (0x1UL << AFIO_MAPR_TIM1_REMAP_PARTIALREMAP_Pos) /*!< 0x00000040 */
2018-03-31 15:34:59 +02:00
# define AFIO_MAPR_TIM1_REMAP_PARTIALREMAP AFIO_MAPR_TIM1_REMAP_PARTIALREMAP_Msk /*!< Partial remap (ETR/PA12, CH1/PA8, CH2/PA9, CH3/PA10, CH4/PA11, BKIN/PA6, CH1N/PA7, CH2N/PB0, CH3N/PB1) */
# define AFIO_MAPR_TIM1_REMAP_FULLREMAP_Pos (6U)
2019-07-22 02:29:14 +02:00
# define AFIO_MAPR_TIM1_REMAP_FULLREMAP_Msk (0x3UL << AFIO_MAPR_TIM1_REMAP_FULLREMAP_Pos) /*!< 0x000000C0 */
2018-03-31 15:34:59 +02:00
# define AFIO_MAPR_TIM1_REMAP_FULLREMAP AFIO_MAPR_TIM1_REMAP_FULLREMAP_Msk /*!< Full remap (ETR/PE7, CH1/PE9, CH2/PE11, CH3/PE13, CH4/PE14, BKIN/PE15, CH1N/PE8, CH2N/PE10, CH3N/PE12) */
# define AFIO_MAPR_TIM2_REMAP_Pos (8U)
2019-07-22 02:29:14 +02:00
# define AFIO_MAPR_TIM2_REMAP_Msk (0x3UL << AFIO_MAPR_TIM2_REMAP_Pos) /*!< 0x00000300 */
2018-03-31 15:34:59 +02:00
# define AFIO_MAPR_TIM2_REMAP AFIO_MAPR_TIM2_REMAP_Msk /*!< TIM2_REMAP[1:0] bits (TIM2 remapping) */
2019-07-22 02:29:14 +02:00
# define AFIO_MAPR_TIM2_REMAP_0 (0x1UL << AFIO_MAPR_TIM2_REMAP_Pos) /*!< 0x00000100 */
# define AFIO_MAPR_TIM2_REMAP_1 (0x2UL << AFIO_MAPR_TIM2_REMAP_Pos) /*!< 0x00000200 */
2018-03-31 15:34:59 +02:00
/*!< TIM2_REMAP configuration */
# define AFIO_MAPR_TIM2_REMAP_NOREMAP 0x00000000U /*!< No remap (CH1/ETR/PA0, CH2/PA1, CH3/PA2, CH4/PA3) */
# define AFIO_MAPR_TIM2_REMAP_PARTIALREMAP1_Pos (8U)
2019-07-22 02:29:14 +02:00
# define AFIO_MAPR_TIM2_REMAP_PARTIALREMAP1_Msk (0x1UL << AFIO_MAPR_TIM2_REMAP_PARTIALREMAP1_Pos) /*!< 0x00000100 */
2018-03-31 15:34:59 +02:00
# define AFIO_MAPR_TIM2_REMAP_PARTIALREMAP1 AFIO_MAPR_TIM2_REMAP_PARTIALREMAP1_Msk /*!< Partial remap (CH1/ETR/PA15, CH2/PB3, CH3/PA2, CH4/PA3) */
# define AFIO_MAPR_TIM2_REMAP_PARTIALREMAP2_Pos (9U)
2019-07-22 02:29:14 +02:00
# define AFIO_MAPR_TIM2_REMAP_PARTIALREMAP2_Msk (0x1UL << AFIO_MAPR_TIM2_REMAP_PARTIALREMAP2_Pos) /*!< 0x00000200 */
2018-03-31 15:34:59 +02:00
# define AFIO_MAPR_TIM2_REMAP_PARTIALREMAP2 AFIO_MAPR_TIM2_REMAP_PARTIALREMAP2_Msk /*!< Partial remap (CH1/ETR/PA0, CH2/PA1, CH3/PB10, CH4/PB11) */
# define AFIO_MAPR_TIM2_REMAP_FULLREMAP_Pos (8U)
2019-07-22 02:29:14 +02:00
# define AFIO_MAPR_TIM2_REMAP_FULLREMAP_Msk (0x3UL << AFIO_MAPR_TIM2_REMAP_FULLREMAP_Pos) /*!< 0x00000300 */
2018-03-31 15:34:59 +02:00
# define AFIO_MAPR_TIM2_REMAP_FULLREMAP AFIO_MAPR_TIM2_REMAP_FULLREMAP_Msk /*!< Full remap (CH1/ETR/PA15, CH2/PB3, CH3/PB10, CH4/PB11) */
# define AFIO_MAPR_TIM3_REMAP_Pos (10U)
2019-07-22 02:29:14 +02:00
# define AFIO_MAPR_TIM3_REMAP_Msk (0x3UL << AFIO_MAPR_TIM3_REMAP_Pos) /*!< 0x00000C00 */
2018-03-31 15:34:59 +02:00
# define AFIO_MAPR_TIM3_REMAP AFIO_MAPR_TIM3_REMAP_Msk /*!< TIM3_REMAP[1:0] bits (TIM3 remapping) */
2019-07-22 02:29:14 +02:00
# define AFIO_MAPR_TIM3_REMAP_0 (0x1UL << AFIO_MAPR_TIM3_REMAP_Pos) /*!< 0x00000400 */
# define AFIO_MAPR_TIM3_REMAP_1 (0x2UL << AFIO_MAPR_TIM3_REMAP_Pos) /*!< 0x00000800 */
2018-03-31 15:34:59 +02:00
/*!< TIM3_REMAP configuration */
# define AFIO_MAPR_TIM3_REMAP_NOREMAP 0x00000000U /*!< No remap (CH1/PA6, CH2/PA7, CH3/PB0, CH4/PB1) */
# define AFIO_MAPR_TIM3_REMAP_PARTIALREMAP_Pos (11U)
2019-07-22 02:29:14 +02:00
# define AFIO_MAPR_TIM3_REMAP_PARTIALREMAP_Msk (0x1UL << AFIO_MAPR_TIM3_REMAP_PARTIALREMAP_Pos) /*!< 0x00000800 */
2018-03-31 15:34:59 +02:00
# define AFIO_MAPR_TIM3_REMAP_PARTIALREMAP AFIO_MAPR_TIM3_REMAP_PARTIALREMAP_Msk /*!< Partial remap (CH1/PB4, CH2/PB5, CH3/PB0, CH4/PB1) */
# define AFIO_MAPR_TIM3_REMAP_FULLREMAP_Pos (10U)
2019-07-22 02:29:14 +02:00
# define AFIO_MAPR_TIM3_REMAP_FULLREMAP_Msk (0x3UL << AFIO_MAPR_TIM3_REMAP_FULLREMAP_Pos) /*!< 0x00000C00 */
2018-03-31 15:34:59 +02:00
# define AFIO_MAPR_TIM3_REMAP_FULLREMAP AFIO_MAPR_TIM3_REMAP_FULLREMAP_Msk /*!< Full remap (CH1/PC6, CH2/PC7, CH3/PC8, CH4/PC9) */
# define AFIO_MAPR_TIM4_REMAP_Pos (12U)
2019-07-22 02:29:14 +02:00
# define AFIO_MAPR_TIM4_REMAP_Msk (0x1UL << AFIO_MAPR_TIM4_REMAP_Pos) /*!< 0x00001000 */
2018-03-31 15:34:59 +02:00
# define AFIO_MAPR_TIM4_REMAP AFIO_MAPR_TIM4_REMAP_Msk /*!< TIM4_REMAP bit (TIM4 remapping) */
# define AFIO_MAPR_PD01_REMAP_Pos (15U)
2019-07-22 02:29:14 +02:00
# define AFIO_MAPR_PD01_REMAP_Msk (0x1UL << AFIO_MAPR_PD01_REMAP_Pos) /*!< 0x00008000 */
2018-03-31 15:34:59 +02:00
# define AFIO_MAPR_PD01_REMAP AFIO_MAPR_PD01_REMAP_Msk /*!< Port D0/Port D1 mapping on OSC_IN/OSC_OUT */
/*!< SWJ_CFG configuration */
# define AFIO_MAPR_SWJ_CFG_Pos (24U)
2019-07-22 02:29:14 +02:00
# define AFIO_MAPR_SWJ_CFG_Msk (0x7UL << AFIO_MAPR_SWJ_CFG_Pos) /*!< 0x07000000 */
2018-03-31 15:34:59 +02:00
# define AFIO_MAPR_SWJ_CFG AFIO_MAPR_SWJ_CFG_Msk /*!< SWJ_CFG[2:0] bits (Serial Wire JTAG configuration) */
2019-07-22 02:29:14 +02:00
# define AFIO_MAPR_SWJ_CFG_0 (0x1UL << AFIO_MAPR_SWJ_CFG_Pos) /*!< 0x01000000 */
# define AFIO_MAPR_SWJ_CFG_1 (0x2UL << AFIO_MAPR_SWJ_CFG_Pos) /*!< 0x02000000 */
# define AFIO_MAPR_SWJ_CFG_2 (0x4UL << AFIO_MAPR_SWJ_CFG_Pos) /*!< 0x04000000 */
2018-03-31 15:34:59 +02:00
# define AFIO_MAPR_SWJ_CFG_RESET 0x00000000U /*!< Full SWJ (JTAG-DP + SW-DP) : Reset State */
# define AFIO_MAPR_SWJ_CFG_NOJNTRST_Pos (24U)
2019-07-22 02:29:14 +02:00
# define AFIO_MAPR_SWJ_CFG_NOJNTRST_Msk (0x1UL << AFIO_MAPR_SWJ_CFG_NOJNTRST_Pos) /*!< 0x01000000 */
2018-03-31 15:34:59 +02:00
# define AFIO_MAPR_SWJ_CFG_NOJNTRST AFIO_MAPR_SWJ_CFG_NOJNTRST_Msk /*!< Full SWJ (JTAG-DP + SW-DP) but without JNTRST */
# define AFIO_MAPR_SWJ_CFG_JTAGDISABLE_Pos (25U)
2019-07-22 02:29:14 +02:00
# define AFIO_MAPR_SWJ_CFG_JTAGDISABLE_Msk (0x1UL << AFIO_MAPR_SWJ_CFG_JTAGDISABLE_Pos) /*!< 0x02000000 */
2018-03-31 15:34:59 +02:00
# define AFIO_MAPR_SWJ_CFG_JTAGDISABLE AFIO_MAPR_SWJ_CFG_JTAGDISABLE_Msk /*!< JTAG-DP Disabled and SW-DP Enabled */
# define AFIO_MAPR_SWJ_CFG_DISABLE_Pos (26U)
2019-07-22 02:29:14 +02:00
# define AFIO_MAPR_SWJ_CFG_DISABLE_Msk (0x1UL << AFIO_MAPR_SWJ_CFG_DISABLE_Pos) /*!< 0x04000000 */
2018-03-31 15:34:59 +02:00
# define AFIO_MAPR_SWJ_CFG_DISABLE AFIO_MAPR_SWJ_CFG_DISABLE_Msk /*!< JTAG-DP Disabled and SW-DP Disabled */
/***************** Bit definition for AFIO_EXTICR1 register *****************/
# define AFIO_EXTICR1_EXTI0_Pos (0U)
2019-07-22 02:29:14 +02:00
# define AFIO_EXTICR1_EXTI0_Msk (0xFUL << AFIO_EXTICR1_EXTI0_Pos) /*!< 0x0000000F */
2018-03-31 15:34:59 +02:00
# define AFIO_EXTICR1_EXTI0 AFIO_EXTICR1_EXTI0_Msk /*!< EXTI 0 configuration */
# define AFIO_EXTICR1_EXTI1_Pos (4U)
2019-07-22 02:29:14 +02:00
# define AFIO_EXTICR1_EXTI1_Msk (0xFUL << AFIO_EXTICR1_EXTI1_Pos) /*!< 0x000000F0 */
2018-03-31 15:34:59 +02:00
# define AFIO_EXTICR1_EXTI1 AFIO_EXTICR1_EXTI1_Msk /*!< EXTI 1 configuration */
# define AFIO_EXTICR1_EXTI2_Pos (8U)
2019-07-22 02:29:14 +02:00
# define AFIO_EXTICR1_EXTI2_Msk (0xFUL << AFIO_EXTICR1_EXTI2_Pos) /*!< 0x00000F00 */
2018-03-31 15:34:59 +02:00
# define AFIO_EXTICR1_EXTI2 AFIO_EXTICR1_EXTI2_Msk /*!< EXTI 2 configuration */
# define AFIO_EXTICR1_EXTI3_Pos (12U)
2019-07-22 02:29:14 +02:00
# define AFIO_EXTICR1_EXTI3_Msk (0xFUL << AFIO_EXTICR1_EXTI3_Pos) /*!< 0x0000F000 */
2018-03-31 15:34:59 +02:00
# define AFIO_EXTICR1_EXTI3 AFIO_EXTICR1_EXTI3_Msk /*!< EXTI 3 configuration */
/*!< EXTI0 configuration */
# define AFIO_EXTICR1_EXTI0_PA 0x00000000U /*!< PA[0] pin */
# define AFIO_EXTICR1_EXTI0_PB_Pos (0U)
2019-07-22 02:29:14 +02:00
# define AFIO_EXTICR1_EXTI0_PB_Msk (0x1UL << AFIO_EXTICR1_EXTI0_PB_Pos) /*!< 0x00000001 */
2018-03-31 15:34:59 +02:00
# define AFIO_EXTICR1_EXTI0_PB AFIO_EXTICR1_EXTI0_PB_Msk /*!< PB[0] pin */
# define AFIO_EXTICR1_EXTI0_PC_Pos (1U)
2019-07-22 02:29:14 +02:00
# define AFIO_EXTICR1_EXTI0_PC_Msk (0x1UL << AFIO_EXTICR1_EXTI0_PC_Pos) /*!< 0x00000002 */
2018-03-31 15:34:59 +02:00
# define AFIO_EXTICR1_EXTI0_PC AFIO_EXTICR1_EXTI0_PC_Msk /*!< PC[0] pin */
# define AFIO_EXTICR1_EXTI0_PD_Pos (0U)
2019-07-22 02:29:14 +02:00
# define AFIO_EXTICR1_EXTI0_PD_Msk (0x3UL << AFIO_EXTICR1_EXTI0_PD_Pos) /*!< 0x00000003 */
2018-03-31 15:34:59 +02:00
# define AFIO_EXTICR1_EXTI0_PD AFIO_EXTICR1_EXTI0_PD_Msk /*!< PD[0] pin */
# define AFIO_EXTICR1_EXTI0_PE_Pos (2U)
2019-07-22 02:29:14 +02:00
# define AFIO_EXTICR1_EXTI0_PE_Msk (0x1UL << AFIO_EXTICR1_EXTI0_PE_Pos) /*!< 0x00000004 */
2018-03-31 15:34:59 +02:00
# define AFIO_EXTICR1_EXTI0_PE AFIO_EXTICR1_EXTI0_PE_Msk /*!< PE[0] pin */
# define AFIO_EXTICR1_EXTI0_PF_Pos (0U)
2019-07-22 02:29:14 +02:00
# define AFIO_EXTICR1_EXTI0_PF_Msk (0x5UL << AFIO_EXTICR1_EXTI0_PF_Pos) /*!< 0x00000005 */
2018-03-31 15:34:59 +02:00
# define AFIO_EXTICR1_EXTI0_PF AFIO_EXTICR1_EXTI0_PF_Msk /*!< PF[0] pin */
# define AFIO_EXTICR1_EXTI0_PG_Pos (1U)
2019-07-22 02:29:14 +02:00
# define AFIO_EXTICR1_EXTI0_PG_Msk (0x3UL << AFIO_EXTICR1_EXTI0_PG_Pos) /*!< 0x00000006 */
2018-03-31 15:34:59 +02:00
# define AFIO_EXTICR1_EXTI0_PG AFIO_EXTICR1_EXTI0_PG_Msk /*!< PG[0] pin */
/*!< EXTI1 configuration */
# define AFIO_EXTICR1_EXTI1_PA 0x00000000U /*!< PA[1] pin */
# define AFIO_EXTICR1_EXTI1_PB_Pos (4U)
2019-07-22 02:29:14 +02:00
# define AFIO_EXTICR1_EXTI1_PB_Msk (0x1UL << AFIO_EXTICR1_EXTI1_PB_Pos) /*!< 0x00000010 */
2018-03-31 15:34:59 +02:00
# define AFIO_EXTICR1_EXTI1_PB AFIO_EXTICR1_EXTI1_PB_Msk /*!< PB[1] pin */
# define AFIO_EXTICR1_EXTI1_PC_Pos (5U)
2019-07-22 02:29:14 +02:00
# define AFIO_EXTICR1_EXTI1_PC_Msk (0x1UL << AFIO_EXTICR1_EXTI1_PC_Pos) /*!< 0x00000020 */
2018-03-31 15:34:59 +02:00
# define AFIO_EXTICR1_EXTI1_PC AFIO_EXTICR1_EXTI1_PC_Msk /*!< PC[1] pin */
# define AFIO_EXTICR1_EXTI1_PD_Pos (4U)
2019-07-22 02:29:14 +02:00
# define AFIO_EXTICR1_EXTI1_PD_Msk (0x3UL << AFIO_EXTICR1_EXTI1_PD_Pos) /*!< 0x00000030 */
2018-03-31 15:34:59 +02:00
# define AFIO_EXTICR1_EXTI1_PD AFIO_EXTICR1_EXTI1_PD_Msk /*!< PD[1] pin */
# define AFIO_EXTICR1_EXTI1_PE_Pos (6U)
2019-07-22 02:29:14 +02:00
# define AFIO_EXTICR1_EXTI1_PE_Msk (0x1UL << AFIO_EXTICR1_EXTI1_PE_Pos) /*!< 0x00000040 */
2018-03-31 15:34:59 +02:00
# define AFIO_EXTICR1_EXTI1_PE AFIO_EXTICR1_EXTI1_PE_Msk /*!< PE[1] pin */
# define AFIO_EXTICR1_EXTI1_PF_Pos (4U)
2019-07-22 02:29:14 +02:00
# define AFIO_EXTICR1_EXTI1_PF_Msk (0x5UL << AFIO_EXTICR1_EXTI1_PF_Pos) /*!< 0x00000050 */
2018-03-31 15:34:59 +02:00
# define AFIO_EXTICR1_EXTI1_PF AFIO_EXTICR1_EXTI1_PF_Msk /*!< PF[1] pin */
# define AFIO_EXTICR1_EXTI1_PG_Pos (5U)
2019-07-22 02:29:14 +02:00
# define AFIO_EXTICR1_EXTI1_PG_Msk (0x3UL << AFIO_EXTICR1_EXTI1_PG_Pos) /*!< 0x00000060 */
2018-03-31 15:34:59 +02:00
# define AFIO_EXTICR1_EXTI1_PG AFIO_EXTICR1_EXTI1_PG_Msk /*!< PG[1] pin */
/*!< EXTI2 configuration */
# define AFIO_EXTICR1_EXTI2_PA 0x00000000U /*!< PA[2] pin */
# define AFIO_EXTICR1_EXTI2_PB_Pos (8U)
2019-07-22 02:29:14 +02:00
# define AFIO_EXTICR1_EXTI2_PB_Msk (0x1UL << AFIO_EXTICR1_EXTI2_PB_Pos) /*!< 0x00000100 */
2018-03-31 15:34:59 +02:00
# define AFIO_EXTICR1_EXTI2_PB AFIO_EXTICR1_EXTI2_PB_Msk /*!< PB[2] pin */
# define AFIO_EXTICR1_EXTI2_PC_Pos (9U)
2019-07-22 02:29:14 +02:00
# define AFIO_EXTICR1_EXTI2_PC_Msk (0x1UL << AFIO_EXTICR1_EXTI2_PC_Pos) /*!< 0x00000200 */
2018-03-31 15:34:59 +02:00
# define AFIO_EXTICR1_EXTI2_PC AFIO_EXTICR1_EXTI2_PC_Msk /*!< PC[2] pin */
# define AFIO_EXTICR1_EXTI2_PD_Pos (8U)
2019-07-22 02:29:14 +02:00
# define AFIO_EXTICR1_EXTI2_PD_Msk (0x3UL << AFIO_EXTICR1_EXTI2_PD_Pos) /*!< 0x00000300 */
2018-03-31 15:34:59 +02:00
# define AFIO_EXTICR1_EXTI2_PD AFIO_EXTICR1_EXTI2_PD_Msk /*!< PD[2] pin */
# define AFIO_EXTICR1_EXTI2_PE_Pos (10U)
2019-07-22 02:29:14 +02:00
# define AFIO_EXTICR1_EXTI2_PE_Msk (0x1UL << AFIO_EXTICR1_EXTI2_PE_Pos) /*!< 0x00000400 */
2018-03-31 15:34:59 +02:00
# define AFIO_EXTICR1_EXTI2_PE AFIO_EXTICR1_EXTI2_PE_Msk /*!< PE[2] pin */
# define AFIO_EXTICR1_EXTI2_PF_Pos (8U)
2019-07-22 02:29:14 +02:00
# define AFIO_EXTICR1_EXTI2_PF_Msk (0x5UL << AFIO_EXTICR1_EXTI2_PF_Pos) /*!< 0x00000500 */
2018-03-31 15:34:59 +02:00
# define AFIO_EXTICR1_EXTI2_PF AFIO_EXTICR1_EXTI2_PF_Msk /*!< PF[2] pin */
# define AFIO_EXTICR1_EXTI2_PG_Pos (9U)
2019-07-22 02:29:14 +02:00
# define AFIO_EXTICR1_EXTI2_PG_Msk (0x3UL << AFIO_EXTICR1_EXTI2_PG_Pos) /*!< 0x00000600 */
2018-03-31 15:34:59 +02:00
# define AFIO_EXTICR1_EXTI2_PG AFIO_EXTICR1_EXTI2_PG_Msk /*!< PG[2] pin */
/*!< EXTI3 configuration */
# define AFIO_EXTICR1_EXTI3_PA 0x00000000U /*!< PA[3] pin */
# define AFIO_EXTICR1_EXTI3_PB_Pos (12U)
2019-07-22 02:29:14 +02:00
# define AFIO_EXTICR1_EXTI3_PB_Msk (0x1UL << AFIO_EXTICR1_EXTI3_PB_Pos) /*!< 0x00001000 */
2018-03-31 15:34:59 +02:00
# define AFIO_EXTICR1_EXTI3_PB AFIO_EXTICR1_EXTI3_PB_Msk /*!< PB[3] pin */
# define AFIO_EXTICR1_EXTI3_PC_Pos (13U)
2019-07-22 02:29:14 +02:00
# define AFIO_EXTICR1_EXTI3_PC_Msk (0x1UL << AFIO_EXTICR1_EXTI3_PC_Pos) /*!< 0x00002000 */
2018-03-31 15:34:59 +02:00
# define AFIO_EXTICR1_EXTI3_PC AFIO_EXTICR1_EXTI3_PC_Msk /*!< PC[3] pin */
# define AFIO_EXTICR1_EXTI3_PD_Pos (12U)
2019-07-22 02:29:14 +02:00
# define AFIO_EXTICR1_EXTI3_PD_Msk (0x3UL << AFIO_EXTICR1_EXTI3_PD_Pos) /*!< 0x00003000 */
2018-03-31 15:34:59 +02:00
# define AFIO_EXTICR1_EXTI3_PD AFIO_EXTICR1_EXTI3_PD_Msk /*!< PD[3] pin */
# define AFIO_EXTICR1_EXTI3_PE_Pos (14U)
2019-07-22 02:29:14 +02:00
# define AFIO_EXTICR1_EXTI3_PE_Msk (0x1UL << AFIO_EXTICR1_EXTI3_PE_Pos) /*!< 0x00004000 */
2018-03-31 15:34:59 +02:00
# define AFIO_EXTICR1_EXTI3_PE AFIO_EXTICR1_EXTI3_PE_Msk /*!< PE[3] pin */
# define AFIO_EXTICR1_EXTI3_PF_Pos (12U)
2019-07-22 02:29:14 +02:00
# define AFIO_EXTICR1_EXTI3_PF_Msk (0x5UL << AFIO_EXTICR1_EXTI3_PF_Pos) /*!< 0x00005000 */
2018-03-31 15:34:59 +02:00
# define AFIO_EXTICR1_EXTI3_PF AFIO_EXTICR1_EXTI3_PF_Msk /*!< PF[3] pin */
# define AFIO_EXTICR1_EXTI3_PG_Pos (13U)
2019-07-22 02:29:14 +02:00
# define AFIO_EXTICR1_EXTI3_PG_Msk (0x3UL << AFIO_EXTICR1_EXTI3_PG_Pos) /*!< 0x00006000 */
2018-03-31 15:34:59 +02:00
# define AFIO_EXTICR1_EXTI3_PG AFIO_EXTICR1_EXTI3_PG_Msk /*!< PG[3] pin */
/***************** Bit definition for AFIO_EXTICR2 register *****************/
# define AFIO_EXTICR2_EXTI4_Pos (0U)
2019-07-22 02:29:14 +02:00
# define AFIO_EXTICR2_EXTI4_Msk (0xFUL << AFIO_EXTICR2_EXTI4_Pos) /*!< 0x0000000F */
2018-03-31 15:34:59 +02:00
# define AFIO_EXTICR2_EXTI4 AFIO_EXTICR2_EXTI4_Msk /*!< EXTI 4 configuration */
# define AFIO_EXTICR2_EXTI5_Pos (4U)
2019-07-22 02:29:14 +02:00
# define AFIO_EXTICR2_EXTI5_Msk (0xFUL << AFIO_EXTICR2_EXTI5_Pos) /*!< 0x000000F0 */
2018-03-31 15:34:59 +02:00
# define AFIO_EXTICR2_EXTI5 AFIO_EXTICR2_EXTI5_Msk /*!< EXTI 5 configuration */
# define AFIO_EXTICR2_EXTI6_Pos (8U)
2019-07-22 02:29:14 +02:00
# define AFIO_EXTICR2_EXTI6_Msk (0xFUL << AFIO_EXTICR2_EXTI6_Pos) /*!< 0x00000F00 */
2018-03-31 15:34:59 +02:00
# define AFIO_EXTICR2_EXTI6 AFIO_EXTICR2_EXTI6_Msk /*!< EXTI 6 configuration */
# define AFIO_EXTICR2_EXTI7_Pos (12U)
2019-07-22 02:29:14 +02:00
# define AFIO_EXTICR2_EXTI7_Msk (0xFUL << AFIO_EXTICR2_EXTI7_Pos) /*!< 0x0000F000 */
2018-03-31 15:34:59 +02:00
# define AFIO_EXTICR2_EXTI7 AFIO_EXTICR2_EXTI7_Msk /*!< EXTI 7 configuration */
/*!< EXTI4 configuration */
# define AFIO_EXTICR2_EXTI4_PA 0x00000000U /*!< PA[4] pin */
# define AFIO_EXTICR2_EXTI4_PB_Pos (0U)
2019-07-22 02:29:14 +02:00
# define AFIO_EXTICR2_EXTI4_PB_Msk (0x1UL << AFIO_EXTICR2_EXTI4_PB_Pos) /*!< 0x00000001 */
2018-03-31 15:34:59 +02:00
# define AFIO_EXTICR2_EXTI4_PB AFIO_EXTICR2_EXTI4_PB_Msk /*!< PB[4] pin */
# define AFIO_EXTICR2_EXTI4_PC_Pos (1U)
2019-07-22 02:29:14 +02:00
# define AFIO_EXTICR2_EXTI4_PC_Msk (0x1UL << AFIO_EXTICR2_EXTI4_PC_Pos) /*!< 0x00000002 */
2018-03-31 15:34:59 +02:00
# define AFIO_EXTICR2_EXTI4_PC AFIO_EXTICR2_EXTI4_PC_Msk /*!< PC[4] pin */
# define AFIO_EXTICR2_EXTI4_PD_Pos (0U)
2019-07-22 02:29:14 +02:00
# define AFIO_EXTICR2_EXTI4_PD_Msk (0x3UL << AFIO_EXTICR2_EXTI4_PD_Pos) /*!< 0x00000003 */
2018-03-31 15:34:59 +02:00
# define AFIO_EXTICR2_EXTI4_PD AFIO_EXTICR2_EXTI4_PD_Msk /*!< PD[4] pin */
# define AFIO_EXTICR2_EXTI4_PE_Pos (2U)
2019-07-22 02:29:14 +02:00
# define AFIO_EXTICR2_EXTI4_PE_Msk (0x1UL << AFIO_EXTICR2_EXTI4_PE_Pos) /*!< 0x00000004 */
2018-03-31 15:34:59 +02:00
# define AFIO_EXTICR2_EXTI4_PE AFIO_EXTICR2_EXTI4_PE_Msk /*!< PE[4] pin */
# define AFIO_EXTICR2_EXTI4_PF_Pos (0U)
2019-07-22 02:29:14 +02:00
# define AFIO_EXTICR2_EXTI4_PF_Msk (0x5UL << AFIO_EXTICR2_EXTI4_PF_Pos) /*!< 0x00000005 */
2018-03-31 15:34:59 +02:00
# define AFIO_EXTICR2_EXTI4_PF AFIO_EXTICR2_EXTI4_PF_Msk /*!< PF[4] pin */
# define AFIO_EXTICR2_EXTI4_PG_Pos (1U)
2019-07-22 02:29:14 +02:00
# define AFIO_EXTICR2_EXTI4_PG_Msk (0x3UL << AFIO_EXTICR2_EXTI4_PG_Pos) /*!< 0x00000006 */
2018-03-31 15:34:59 +02:00
# define AFIO_EXTICR2_EXTI4_PG AFIO_EXTICR2_EXTI4_PG_Msk /*!< PG[4] pin */
/* EXTI5 configuration */
# define AFIO_EXTICR2_EXTI5_PA 0x00000000U /*!< PA[5] pin */
# define AFIO_EXTICR2_EXTI5_PB_Pos (4U)
2019-07-22 02:29:14 +02:00
# define AFIO_EXTICR2_EXTI5_PB_Msk (0x1UL << AFIO_EXTICR2_EXTI5_PB_Pos) /*!< 0x00000010 */
2018-03-31 15:34:59 +02:00
# define AFIO_EXTICR2_EXTI5_PB AFIO_EXTICR2_EXTI5_PB_Msk /*!< PB[5] pin */
# define AFIO_EXTICR2_EXTI5_PC_Pos (5U)
2019-07-22 02:29:14 +02:00
# define AFIO_EXTICR2_EXTI5_PC_Msk (0x1UL << AFIO_EXTICR2_EXTI5_PC_Pos) /*!< 0x00000020 */
2018-03-31 15:34:59 +02:00
# define AFIO_EXTICR2_EXTI5_PC AFIO_EXTICR2_EXTI5_PC_Msk /*!< PC[5] pin */
# define AFIO_EXTICR2_EXTI5_PD_Pos (4U)
2019-07-22 02:29:14 +02:00
# define AFIO_EXTICR2_EXTI5_PD_Msk (0x3UL << AFIO_EXTICR2_EXTI5_PD_Pos) /*!< 0x00000030 */
2018-03-31 15:34:59 +02:00
# define AFIO_EXTICR2_EXTI5_PD AFIO_EXTICR2_EXTI5_PD_Msk /*!< PD[5] pin */
# define AFIO_EXTICR2_EXTI5_PE_Pos (6U)
2019-07-22 02:29:14 +02:00
# define AFIO_EXTICR2_EXTI5_PE_Msk (0x1UL << AFIO_EXTICR2_EXTI5_PE_Pos) /*!< 0x00000040 */
2018-03-31 15:34:59 +02:00
# define AFIO_EXTICR2_EXTI5_PE AFIO_EXTICR2_EXTI5_PE_Msk /*!< PE[5] pin */
# define AFIO_EXTICR2_EXTI5_PF_Pos (4U)
2019-07-22 02:29:14 +02:00
# define AFIO_EXTICR2_EXTI5_PF_Msk (0x5UL << AFIO_EXTICR2_EXTI5_PF_Pos) /*!< 0x00000050 */
2018-03-31 15:34:59 +02:00
# define AFIO_EXTICR2_EXTI5_PF AFIO_EXTICR2_EXTI5_PF_Msk /*!< PF[5] pin */
# define AFIO_EXTICR2_EXTI5_PG_Pos (5U)
2019-07-22 02:29:14 +02:00
# define AFIO_EXTICR2_EXTI5_PG_Msk (0x3UL << AFIO_EXTICR2_EXTI5_PG_Pos) /*!< 0x00000060 */
2018-03-31 15:34:59 +02:00
# define AFIO_EXTICR2_EXTI5_PG AFIO_EXTICR2_EXTI5_PG_Msk /*!< PG[5] pin */
/*!< EXTI6 configuration */
# define AFIO_EXTICR2_EXTI6_PA 0x00000000U /*!< PA[6] pin */
# define AFIO_EXTICR2_EXTI6_PB_Pos (8U)
2019-07-22 02:29:14 +02:00
# define AFIO_EXTICR2_EXTI6_PB_Msk (0x1UL << AFIO_EXTICR2_EXTI6_PB_Pos) /*!< 0x00000100 */
2018-03-31 15:34:59 +02:00
# define AFIO_EXTICR2_EXTI6_PB AFIO_EXTICR2_EXTI6_PB_Msk /*!< PB[6] pin */
# define AFIO_EXTICR2_EXTI6_PC_Pos (9U)
2019-07-22 02:29:14 +02:00
# define AFIO_EXTICR2_EXTI6_PC_Msk (0x1UL << AFIO_EXTICR2_EXTI6_PC_Pos) /*!< 0x00000200 */
2018-03-31 15:34:59 +02:00
# define AFIO_EXTICR2_EXTI6_PC AFIO_EXTICR2_EXTI6_PC_Msk /*!< PC[6] pin */
# define AFIO_EXTICR2_EXTI6_PD_Pos (8U)
2019-07-22 02:29:14 +02:00
# define AFIO_EXTICR2_EXTI6_PD_Msk (0x3UL << AFIO_EXTICR2_EXTI6_PD_Pos) /*!< 0x00000300 */
2018-03-31 15:34:59 +02:00
# define AFIO_EXTICR2_EXTI6_PD AFIO_EXTICR2_EXTI6_PD_Msk /*!< PD[6] pin */
# define AFIO_EXTICR2_EXTI6_PE_Pos (10U)
2019-07-22 02:29:14 +02:00
# define AFIO_EXTICR2_EXTI6_PE_Msk (0x1UL << AFIO_EXTICR2_EXTI6_PE_Pos) /*!< 0x00000400 */
2018-03-31 15:34:59 +02:00
# define AFIO_EXTICR2_EXTI6_PE AFIO_EXTICR2_EXTI6_PE_Msk /*!< PE[6] pin */
# define AFIO_EXTICR2_EXTI6_PF_Pos (8U)
2019-07-22 02:29:14 +02:00
# define AFIO_EXTICR2_EXTI6_PF_Msk (0x5UL << AFIO_EXTICR2_EXTI6_PF_Pos) /*!< 0x00000500 */
2018-03-31 15:34:59 +02:00
# define AFIO_EXTICR2_EXTI6_PF AFIO_EXTICR2_EXTI6_PF_Msk /*!< PF[6] pin */
# define AFIO_EXTICR2_EXTI6_PG_Pos (9U)
2019-07-22 02:29:14 +02:00
# define AFIO_EXTICR2_EXTI6_PG_Msk (0x3UL << AFIO_EXTICR2_EXTI6_PG_Pos) /*!< 0x00000600 */
2018-03-31 15:34:59 +02:00
# define AFIO_EXTICR2_EXTI6_PG AFIO_EXTICR2_EXTI6_PG_Msk /*!< PG[6] pin */
/*!< EXTI7 configuration */
# define AFIO_EXTICR2_EXTI7_PA 0x00000000U /*!< PA[7] pin */
# define AFIO_EXTICR2_EXTI7_PB_Pos (12U)
2019-07-22 02:29:14 +02:00
# define AFIO_EXTICR2_EXTI7_PB_Msk (0x1UL << AFIO_EXTICR2_EXTI7_PB_Pos) /*!< 0x00001000 */
2018-03-31 15:34:59 +02:00
# define AFIO_EXTICR2_EXTI7_PB AFIO_EXTICR2_EXTI7_PB_Msk /*!< PB[7] pin */
# define AFIO_EXTICR2_EXTI7_PC_Pos (13U)
2019-07-22 02:29:14 +02:00
# define AFIO_EXTICR2_EXTI7_PC_Msk (0x1UL << AFIO_EXTICR2_EXTI7_PC_Pos) /*!< 0x00002000 */
2018-03-31 15:34:59 +02:00
# define AFIO_EXTICR2_EXTI7_PC AFIO_EXTICR2_EXTI7_PC_Msk /*!< PC[7] pin */
# define AFIO_EXTICR2_EXTI7_PD_Pos (12U)
2019-07-22 02:29:14 +02:00
# define AFIO_EXTICR2_EXTI7_PD_Msk (0x3UL << AFIO_EXTICR2_EXTI7_PD_Pos) /*!< 0x00003000 */
2018-03-31 15:34:59 +02:00
# define AFIO_EXTICR2_EXTI7_PD AFIO_EXTICR2_EXTI7_PD_Msk /*!< PD[7] pin */
# define AFIO_EXTICR2_EXTI7_PE_Pos (14U)
2019-07-22 02:29:14 +02:00
# define AFIO_EXTICR2_EXTI7_PE_Msk (0x1UL << AFIO_EXTICR2_EXTI7_PE_Pos) /*!< 0x00004000 */
2018-03-31 15:34:59 +02:00
# define AFIO_EXTICR2_EXTI7_PE AFIO_EXTICR2_EXTI7_PE_Msk /*!< PE[7] pin */
# define AFIO_EXTICR2_EXTI7_PF_Pos (12U)
2019-07-22 02:29:14 +02:00
# define AFIO_EXTICR2_EXTI7_PF_Msk (0x5UL << AFIO_EXTICR2_EXTI7_PF_Pos) /*!< 0x00005000 */
2018-03-31 15:34:59 +02:00
# define AFIO_EXTICR2_EXTI7_PF AFIO_EXTICR2_EXTI7_PF_Msk /*!< PF[7] pin */
# define AFIO_EXTICR2_EXTI7_PG_Pos (13U)
2019-07-22 02:29:14 +02:00
# define AFIO_EXTICR2_EXTI7_PG_Msk (0x3UL << AFIO_EXTICR2_EXTI7_PG_Pos) /*!< 0x00006000 */
2018-03-31 15:34:59 +02:00
# define AFIO_EXTICR2_EXTI7_PG AFIO_EXTICR2_EXTI7_PG_Msk /*!< PG[7] pin */
/***************** Bit definition for AFIO_EXTICR3 register *****************/
# define AFIO_EXTICR3_EXTI8_Pos (0U)
2019-07-22 02:29:14 +02:00
# define AFIO_EXTICR3_EXTI8_Msk (0xFUL << AFIO_EXTICR3_EXTI8_Pos) /*!< 0x0000000F */
2018-03-31 15:34:59 +02:00
# define AFIO_EXTICR3_EXTI8 AFIO_EXTICR3_EXTI8_Msk /*!< EXTI 8 configuration */
# define AFIO_EXTICR3_EXTI9_Pos (4U)
2019-07-22 02:29:14 +02:00
# define AFIO_EXTICR3_EXTI9_Msk (0xFUL << AFIO_EXTICR3_EXTI9_Pos) /*!< 0x000000F0 */
2018-03-31 15:34:59 +02:00
# define AFIO_EXTICR3_EXTI9 AFIO_EXTICR3_EXTI9_Msk /*!< EXTI 9 configuration */
# define AFIO_EXTICR3_EXTI10_Pos (8U)
2019-07-22 02:29:14 +02:00
# define AFIO_EXTICR3_EXTI10_Msk (0xFUL << AFIO_EXTICR3_EXTI10_Pos) /*!< 0x00000F00 */
2018-03-31 15:34:59 +02:00
# define AFIO_EXTICR3_EXTI10 AFIO_EXTICR3_EXTI10_Msk /*!< EXTI 10 configuration */
# define AFIO_EXTICR3_EXTI11_Pos (12U)
2019-07-22 02:29:14 +02:00
# define AFIO_EXTICR3_EXTI11_Msk (0xFUL << AFIO_EXTICR3_EXTI11_Pos) /*!< 0x0000F000 */
2018-03-31 15:34:59 +02:00
# define AFIO_EXTICR3_EXTI11 AFIO_EXTICR3_EXTI11_Msk /*!< EXTI 11 configuration */
/*!< EXTI8 configuration */
# define AFIO_EXTICR3_EXTI8_PA 0x00000000U /*!< PA[8] pin */
# define AFIO_EXTICR3_EXTI8_PB_Pos (0U)
2019-07-22 02:29:14 +02:00
# define AFIO_EXTICR3_EXTI8_PB_Msk (0x1UL << AFIO_EXTICR3_EXTI8_PB_Pos) /*!< 0x00000001 */
2018-03-31 15:34:59 +02:00
# define AFIO_EXTICR3_EXTI8_PB AFIO_EXTICR3_EXTI8_PB_Msk /*!< PB[8] pin */
# define AFIO_EXTICR3_EXTI8_PC_Pos (1U)
2019-07-22 02:29:14 +02:00
# define AFIO_EXTICR3_EXTI8_PC_Msk (0x1UL << AFIO_EXTICR3_EXTI8_PC_Pos) /*!< 0x00000002 */
2018-03-31 15:34:59 +02:00
# define AFIO_EXTICR3_EXTI8_PC AFIO_EXTICR3_EXTI8_PC_Msk /*!< PC[8] pin */
# define AFIO_EXTICR3_EXTI8_PD_Pos (0U)
2019-07-22 02:29:14 +02:00
# define AFIO_EXTICR3_EXTI8_PD_Msk (0x3UL << AFIO_EXTICR3_EXTI8_PD_Pos) /*!< 0x00000003 */
2018-03-31 15:34:59 +02:00
# define AFIO_EXTICR3_EXTI8_PD AFIO_EXTICR3_EXTI8_PD_Msk /*!< PD[8] pin */
# define AFIO_EXTICR3_EXTI8_PE_Pos (2U)
2019-07-22 02:29:14 +02:00
# define AFIO_EXTICR3_EXTI8_PE_Msk (0x1UL << AFIO_EXTICR3_EXTI8_PE_Pos) /*!< 0x00000004 */
2018-03-31 15:34:59 +02:00
# define AFIO_EXTICR3_EXTI8_PE AFIO_EXTICR3_EXTI8_PE_Msk /*!< PE[8] pin */
# define AFIO_EXTICR3_EXTI8_PF_Pos (0U)
2019-07-22 02:29:14 +02:00
# define AFIO_EXTICR3_EXTI8_PF_Msk (0x5UL << AFIO_EXTICR3_EXTI8_PF_Pos) /*!< 0x00000005 */
2018-03-31 15:34:59 +02:00
# define AFIO_EXTICR3_EXTI8_PF AFIO_EXTICR3_EXTI8_PF_Msk /*!< PF[8] pin */
# define AFIO_EXTICR3_EXTI8_PG_Pos (1U)
2019-07-22 02:29:14 +02:00
# define AFIO_EXTICR3_EXTI8_PG_Msk (0x3UL << AFIO_EXTICR3_EXTI8_PG_Pos) /*!< 0x00000006 */
2018-03-31 15:34:59 +02:00
# define AFIO_EXTICR3_EXTI8_PG AFIO_EXTICR3_EXTI8_PG_Msk /*!< PG[8] pin */
/*!< EXTI9 configuration */
# define AFIO_EXTICR3_EXTI9_PA 0x00000000U /*!< PA[9] pin */
# define AFIO_EXTICR3_EXTI9_PB_Pos (4U)
2019-07-22 02:29:14 +02:00
# define AFIO_EXTICR3_EXTI9_PB_Msk (0x1UL << AFIO_EXTICR3_EXTI9_PB_Pos) /*!< 0x00000010 */
2018-03-31 15:34:59 +02:00
# define AFIO_EXTICR3_EXTI9_PB AFIO_EXTICR3_EXTI9_PB_Msk /*!< PB[9] pin */
# define AFIO_EXTICR3_EXTI9_PC_Pos (5U)
2019-07-22 02:29:14 +02:00
# define AFIO_EXTICR3_EXTI9_PC_Msk (0x1UL << AFIO_EXTICR3_EXTI9_PC_Pos) /*!< 0x00000020 */
2018-03-31 15:34:59 +02:00
# define AFIO_EXTICR3_EXTI9_PC AFIO_EXTICR3_EXTI9_PC_Msk /*!< PC[9] pin */
# define AFIO_EXTICR3_EXTI9_PD_Pos (4U)
2019-07-22 02:29:14 +02:00
# define AFIO_EXTICR3_EXTI9_PD_Msk (0x3UL << AFIO_EXTICR3_EXTI9_PD_Pos) /*!< 0x00000030 */
2018-03-31 15:34:59 +02:00
# define AFIO_EXTICR3_EXTI9_PD AFIO_EXTICR3_EXTI9_PD_Msk /*!< PD[9] pin */
# define AFIO_EXTICR3_EXTI9_PE_Pos (6U)
2019-07-22 02:29:14 +02:00
# define AFIO_EXTICR3_EXTI9_PE_Msk (0x1UL << AFIO_EXTICR3_EXTI9_PE_Pos) /*!< 0x00000040 */
2018-03-31 15:34:59 +02:00
# define AFIO_EXTICR3_EXTI9_PE AFIO_EXTICR3_EXTI9_PE_Msk /*!< PE[9] pin */
# define AFIO_EXTICR3_EXTI9_PF_Pos (4U)
2019-07-22 02:29:14 +02:00
# define AFIO_EXTICR3_EXTI9_PF_Msk (0x5UL << AFIO_EXTICR3_EXTI9_PF_Pos) /*!< 0x00000050 */
2018-03-31 15:34:59 +02:00
# define AFIO_EXTICR3_EXTI9_PF AFIO_EXTICR3_EXTI9_PF_Msk /*!< PF[9] pin */
# define AFIO_EXTICR3_EXTI9_PG_Pos (5U)
2019-07-22 02:29:14 +02:00
# define AFIO_EXTICR3_EXTI9_PG_Msk (0x3UL << AFIO_EXTICR3_EXTI9_PG_Pos) /*!< 0x00000060 */
2018-03-31 15:34:59 +02:00
# define AFIO_EXTICR3_EXTI9_PG AFIO_EXTICR3_EXTI9_PG_Msk /*!< PG[9] pin */
/*!< EXTI10 configuration */
# define AFIO_EXTICR3_EXTI10_PA 0x00000000U /*!< PA[10] pin */
# define AFIO_EXTICR3_EXTI10_PB_Pos (8U)
2019-07-22 02:29:14 +02:00
# define AFIO_EXTICR3_EXTI10_PB_Msk (0x1UL << AFIO_EXTICR3_EXTI10_PB_Pos) /*!< 0x00000100 */
2018-03-31 15:34:59 +02:00
# define AFIO_EXTICR3_EXTI10_PB AFIO_EXTICR3_EXTI10_PB_Msk /*!< PB[10] pin */
# define AFIO_EXTICR3_EXTI10_PC_Pos (9U)
2019-07-22 02:29:14 +02:00
# define AFIO_EXTICR3_EXTI10_PC_Msk (0x1UL << AFIO_EXTICR3_EXTI10_PC_Pos) /*!< 0x00000200 */
2018-03-31 15:34:59 +02:00
# define AFIO_EXTICR3_EXTI10_PC AFIO_EXTICR3_EXTI10_PC_Msk /*!< PC[10] pin */
# define AFIO_EXTICR3_EXTI10_PD_Pos (8U)
2019-07-22 02:29:14 +02:00
# define AFIO_EXTICR3_EXTI10_PD_Msk (0x3UL << AFIO_EXTICR3_EXTI10_PD_Pos) /*!< 0x00000300 */
2018-03-31 15:34:59 +02:00
# define AFIO_EXTICR3_EXTI10_PD AFIO_EXTICR3_EXTI10_PD_Msk /*!< PD[10] pin */
# define AFIO_EXTICR3_EXTI10_PE_Pos (10U)
2019-07-22 02:29:14 +02:00
# define AFIO_EXTICR3_EXTI10_PE_Msk (0x1UL << AFIO_EXTICR3_EXTI10_PE_Pos) /*!< 0x00000400 */
2018-03-31 15:34:59 +02:00
# define AFIO_EXTICR3_EXTI10_PE AFIO_EXTICR3_EXTI10_PE_Msk /*!< PE[10] pin */
# define AFIO_EXTICR3_EXTI10_PF_Pos (8U)
2019-07-22 02:29:14 +02:00
# define AFIO_EXTICR3_EXTI10_PF_Msk (0x5UL << AFIO_EXTICR3_EXTI10_PF_Pos) /*!< 0x00000500 */
2018-03-31 15:34:59 +02:00
# define AFIO_EXTICR3_EXTI10_PF AFIO_EXTICR3_EXTI10_PF_Msk /*!< PF[10] pin */
# define AFIO_EXTICR3_EXTI10_PG_Pos (9U)
2019-07-22 02:29:14 +02:00
# define AFIO_EXTICR3_EXTI10_PG_Msk (0x3UL << AFIO_EXTICR3_EXTI10_PG_Pos) /*!< 0x00000600 */
2018-03-31 15:34:59 +02:00
# define AFIO_EXTICR3_EXTI10_PG AFIO_EXTICR3_EXTI10_PG_Msk /*!< PG[10] pin */
/*!< EXTI11 configuration */
# define AFIO_EXTICR3_EXTI11_PA 0x00000000U /*!< PA[11] pin */
# define AFIO_EXTICR3_EXTI11_PB_Pos (12U)
2019-07-22 02:29:14 +02:00
# define AFIO_EXTICR3_EXTI11_PB_Msk (0x1UL << AFIO_EXTICR3_EXTI11_PB_Pos) /*!< 0x00001000 */
2018-03-31 15:34:59 +02:00
# define AFIO_EXTICR3_EXTI11_PB AFIO_EXTICR3_EXTI11_PB_Msk /*!< PB[11] pin */
# define AFIO_EXTICR3_EXTI11_PC_Pos (13U)
2019-07-22 02:29:14 +02:00
# define AFIO_EXTICR3_EXTI11_PC_Msk (0x1UL << AFIO_EXTICR3_EXTI11_PC_Pos) /*!< 0x00002000 */
2018-03-31 15:34:59 +02:00
# define AFIO_EXTICR3_EXTI11_PC AFIO_EXTICR3_EXTI11_PC_Msk /*!< PC[11] pin */
# define AFIO_EXTICR3_EXTI11_PD_Pos (12U)
2019-07-22 02:29:14 +02:00
# define AFIO_EXTICR3_EXTI11_PD_Msk (0x3UL << AFIO_EXTICR3_EXTI11_PD_Pos) /*!< 0x00003000 */
2018-03-31 15:34:59 +02:00
# define AFIO_EXTICR3_EXTI11_PD AFIO_EXTICR3_EXTI11_PD_Msk /*!< PD[11] pin */
# define AFIO_EXTICR3_EXTI11_PE_Pos (14U)
2019-07-22 02:29:14 +02:00
# define AFIO_EXTICR3_EXTI11_PE_Msk (0x1UL << AFIO_EXTICR3_EXTI11_PE_Pos) /*!< 0x00004000 */
2018-03-31 15:34:59 +02:00
# define AFIO_EXTICR3_EXTI11_PE AFIO_EXTICR3_EXTI11_PE_Msk /*!< PE[11] pin */
# define AFIO_EXTICR3_EXTI11_PF_Pos (12U)
2019-07-22 02:29:14 +02:00
# define AFIO_EXTICR3_EXTI11_PF_Msk (0x5UL << AFIO_EXTICR3_EXTI11_PF_Pos) /*!< 0x00005000 */
2018-03-31 15:34:59 +02:00
# define AFIO_EXTICR3_EXTI11_PF AFIO_EXTICR3_EXTI11_PF_Msk /*!< PF[11] pin */
# define AFIO_EXTICR3_EXTI11_PG_Pos (13U)
2019-07-22 02:29:14 +02:00
# define AFIO_EXTICR3_EXTI11_PG_Msk (0x3UL << AFIO_EXTICR3_EXTI11_PG_Pos) /*!< 0x00006000 */
2018-03-31 15:34:59 +02:00
# define AFIO_EXTICR3_EXTI11_PG AFIO_EXTICR3_EXTI11_PG_Msk /*!< PG[11] pin */
/***************** Bit definition for AFIO_EXTICR4 register *****************/
# define AFIO_EXTICR4_EXTI12_Pos (0U)
2019-07-22 02:29:14 +02:00
# define AFIO_EXTICR4_EXTI12_Msk (0xFUL << AFIO_EXTICR4_EXTI12_Pos) /*!< 0x0000000F */
2018-03-31 15:34:59 +02:00
# define AFIO_EXTICR4_EXTI12 AFIO_EXTICR4_EXTI12_Msk /*!< EXTI 12 configuration */
# define AFIO_EXTICR4_EXTI13_Pos (4U)
2019-07-22 02:29:14 +02:00
# define AFIO_EXTICR4_EXTI13_Msk (0xFUL << AFIO_EXTICR4_EXTI13_Pos) /*!< 0x000000F0 */
2018-03-31 15:34:59 +02:00
# define AFIO_EXTICR4_EXTI13 AFIO_EXTICR4_EXTI13_Msk /*!< EXTI 13 configuration */
# define AFIO_EXTICR4_EXTI14_Pos (8U)
2019-07-22 02:29:14 +02:00
# define AFIO_EXTICR4_EXTI14_Msk (0xFUL << AFIO_EXTICR4_EXTI14_Pos) /*!< 0x00000F00 */
2018-03-31 15:34:59 +02:00
# define AFIO_EXTICR4_EXTI14 AFIO_EXTICR4_EXTI14_Msk /*!< EXTI 14 configuration */
# define AFIO_EXTICR4_EXTI15_Pos (12U)
2019-07-22 02:29:14 +02:00
# define AFIO_EXTICR4_EXTI15_Msk (0xFUL << AFIO_EXTICR4_EXTI15_Pos) /*!< 0x0000F000 */
2018-03-31 15:34:59 +02:00
# define AFIO_EXTICR4_EXTI15 AFIO_EXTICR4_EXTI15_Msk /*!< EXTI 15 configuration */
/* EXTI12 configuration */
# define AFIO_EXTICR4_EXTI12_PA 0x00000000U /*!< PA[12] pin */
# define AFIO_EXTICR4_EXTI12_PB_Pos (0U)
2019-07-22 02:29:14 +02:00
# define AFIO_EXTICR4_EXTI12_PB_Msk (0x1UL << AFIO_EXTICR4_EXTI12_PB_Pos) /*!< 0x00000001 */
2018-03-31 15:34:59 +02:00
# define AFIO_EXTICR4_EXTI12_PB AFIO_EXTICR4_EXTI12_PB_Msk /*!< PB[12] pin */
# define AFIO_EXTICR4_EXTI12_PC_Pos (1U)
2019-07-22 02:29:14 +02:00
# define AFIO_EXTICR4_EXTI12_PC_Msk (0x1UL << AFIO_EXTICR4_EXTI12_PC_Pos) /*!< 0x00000002 */
2018-03-31 15:34:59 +02:00
# define AFIO_EXTICR4_EXTI12_PC AFIO_EXTICR4_EXTI12_PC_Msk /*!< PC[12] pin */
# define AFIO_EXTICR4_EXTI12_PD_Pos (0U)
2019-07-22 02:29:14 +02:00
# define AFIO_EXTICR4_EXTI12_PD_Msk (0x3UL << AFIO_EXTICR4_EXTI12_PD_Pos) /*!< 0x00000003 */
2018-03-31 15:34:59 +02:00
# define AFIO_EXTICR4_EXTI12_PD AFIO_EXTICR4_EXTI12_PD_Msk /*!< PD[12] pin */
# define AFIO_EXTICR4_EXTI12_PE_Pos (2U)
2019-07-22 02:29:14 +02:00
# define AFIO_EXTICR4_EXTI12_PE_Msk (0x1UL << AFIO_EXTICR4_EXTI12_PE_Pos) /*!< 0x00000004 */
2018-03-31 15:34:59 +02:00
# define AFIO_EXTICR4_EXTI12_PE AFIO_EXTICR4_EXTI12_PE_Msk /*!< PE[12] pin */
# define AFIO_EXTICR4_EXTI12_PF_Pos (0U)
2019-07-22 02:29:14 +02:00
# define AFIO_EXTICR4_EXTI12_PF_Msk (0x5UL << AFIO_EXTICR4_EXTI12_PF_Pos) /*!< 0x00000005 */
2018-03-31 15:34:59 +02:00
# define AFIO_EXTICR4_EXTI12_PF AFIO_EXTICR4_EXTI12_PF_Msk /*!< PF[12] pin */
# define AFIO_EXTICR4_EXTI12_PG_Pos (1U)
2019-07-22 02:29:14 +02:00
# define AFIO_EXTICR4_EXTI12_PG_Msk (0x3UL << AFIO_EXTICR4_EXTI12_PG_Pos) /*!< 0x00000006 */
2018-03-31 15:34:59 +02:00
# define AFIO_EXTICR4_EXTI12_PG AFIO_EXTICR4_EXTI12_PG_Msk /*!< PG[12] pin */
/* EXTI13 configuration */
# define AFIO_EXTICR4_EXTI13_PA 0x00000000U /*!< PA[13] pin */
# define AFIO_EXTICR4_EXTI13_PB_Pos (4U)
2019-07-22 02:29:14 +02:00
# define AFIO_EXTICR4_EXTI13_PB_Msk (0x1UL << AFIO_EXTICR4_EXTI13_PB_Pos) /*!< 0x00000010 */
2018-03-31 15:34:59 +02:00
# define AFIO_EXTICR4_EXTI13_PB AFIO_EXTICR4_EXTI13_PB_Msk /*!< PB[13] pin */
# define AFIO_EXTICR4_EXTI13_PC_Pos (5U)
2019-07-22 02:29:14 +02:00
# define AFIO_EXTICR4_EXTI13_PC_Msk (0x1UL << AFIO_EXTICR4_EXTI13_PC_Pos) /*!< 0x00000020 */
2018-03-31 15:34:59 +02:00
# define AFIO_EXTICR4_EXTI13_PC AFIO_EXTICR4_EXTI13_PC_Msk /*!< PC[13] pin */
# define AFIO_EXTICR4_EXTI13_PD_Pos (4U)
2019-07-22 02:29:14 +02:00
# define AFIO_EXTICR4_EXTI13_PD_Msk (0x3UL << AFIO_EXTICR4_EXTI13_PD_Pos) /*!< 0x00000030 */
2018-03-31 15:34:59 +02:00
# define AFIO_EXTICR4_EXTI13_PD AFIO_EXTICR4_EXTI13_PD_Msk /*!< PD[13] pin */
# define AFIO_EXTICR4_EXTI13_PE_Pos (6U)
2019-07-22 02:29:14 +02:00
# define AFIO_EXTICR4_EXTI13_PE_Msk (0x1UL << AFIO_EXTICR4_EXTI13_PE_Pos) /*!< 0x00000040 */
2018-03-31 15:34:59 +02:00
# define AFIO_EXTICR4_EXTI13_PE AFIO_EXTICR4_EXTI13_PE_Msk /*!< PE[13] pin */
# define AFIO_EXTICR4_EXTI13_PF_Pos (4U)
2019-07-22 02:29:14 +02:00
# define AFIO_EXTICR4_EXTI13_PF_Msk (0x5UL << AFIO_EXTICR4_EXTI13_PF_Pos) /*!< 0x00000050 */
2018-03-31 15:34:59 +02:00
# define AFIO_EXTICR4_EXTI13_PF AFIO_EXTICR4_EXTI13_PF_Msk /*!< PF[13] pin */
# define AFIO_EXTICR4_EXTI13_PG_Pos (5U)
2019-07-22 02:29:14 +02:00
# define AFIO_EXTICR4_EXTI13_PG_Msk (0x3UL << AFIO_EXTICR4_EXTI13_PG_Pos) /*!< 0x00000060 */
2018-03-31 15:34:59 +02:00
# define AFIO_EXTICR4_EXTI13_PG AFIO_EXTICR4_EXTI13_PG_Msk /*!< PG[13] pin */
/*!< EXTI14 configuration */
# define AFIO_EXTICR4_EXTI14_PA 0x00000000U /*!< PA[14] pin */
# define AFIO_EXTICR4_EXTI14_PB_Pos (8U)
2019-07-22 02:29:14 +02:00
# define AFIO_EXTICR4_EXTI14_PB_Msk (0x1UL << AFIO_EXTICR4_EXTI14_PB_Pos) /*!< 0x00000100 */
2018-03-31 15:34:59 +02:00
# define AFIO_EXTICR4_EXTI14_PB AFIO_EXTICR4_EXTI14_PB_Msk /*!< PB[14] pin */
# define AFIO_EXTICR4_EXTI14_PC_Pos (9U)
2019-07-22 02:29:14 +02:00
# define AFIO_EXTICR4_EXTI14_PC_Msk (0x1UL << AFIO_EXTICR4_EXTI14_PC_Pos) /*!< 0x00000200 */
2018-03-31 15:34:59 +02:00
# define AFIO_EXTICR4_EXTI14_PC AFIO_EXTICR4_EXTI14_PC_Msk /*!< PC[14] pin */
# define AFIO_EXTICR4_EXTI14_PD_Pos (8U)
2019-07-22 02:29:14 +02:00
# define AFIO_EXTICR4_EXTI14_PD_Msk (0x3UL << AFIO_EXTICR4_EXTI14_PD_Pos) /*!< 0x00000300 */
2018-03-31 15:34:59 +02:00
# define AFIO_EXTICR4_EXTI14_PD AFIO_EXTICR4_EXTI14_PD_Msk /*!< PD[14] pin */
# define AFIO_EXTICR4_EXTI14_PE_Pos (10U)
2019-07-22 02:29:14 +02:00
# define AFIO_EXTICR4_EXTI14_PE_Msk (0x1UL << AFIO_EXTICR4_EXTI14_PE_Pos) /*!< 0x00000400 */
2018-03-31 15:34:59 +02:00
# define AFIO_EXTICR4_EXTI14_PE AFIO_EXTICR4_EXTI14_PE_Msk /*!< PE[14] pin */
# define AFIO_EXTICR4_EXTI14_PF_Pos (8U)
2019-07-22 02:29:14 +02:00
# define AFIO_EXTICR4_EXTI14_PF_Msk (0x5UL << AFIO_EXTICR4_EXTI14_PF_Pos) /*!< 0x00000500 */
2018-03-31 15:34:59 +02:00
# define AFIO_EXTICR4_EXTI14_PF AFIO_EXTICR4_EXTI14_PF_Msk /*!< PF[14] pin */
# define AFIO_EXTICR4_EXTI14_PG_Pos (9U)
2019-07-22 02:29:14 +02:00
# define AFIO_EXTICR4_EXTI14_PG_Msk (0x3UL << AFIO_EXTICR4_EXTI14_PG_Pos) /*!< 0x00000600 */
2018-03-31 15:34:59 +02:00
# define AFIO_EXTICR4_EXTI14_PG AFIO_EXTICR4_EXTI14_PG_Msk /*!< PG[14] pin */
/*!< EXTI15 configuration */
# define AFIO_EXTICR4_EXTI15_PA 0x00000000U /*!< PA[15] pin */
# define AFIO_EXTICR4_EXTI15_PB_Pos (12U)
2019-07-22 02:29:14 +02:00
# define AFIO_EXTICR4_EXTI15_PB_Msk (0x1UL << AFIO_EXTICR4_EXTI15_PB_Pos) /*!< 0x00001000 */
2018-03-31 15:34:59 +02:00
# define AFIO_EXTICR4_EXTI15_PB AFIO_EXTICR4_EXTI15_PB_Msk /*!< PB[15] pin */
# define AFIO_EXTICR4_EXTI15_PC_Pos (13U)
2019-07-22 02:29:14 +02:00
# define AFIO_EXTICR4_EXTI15_PC_Msk (0x1UL << AFIO_EXTICR4_EXTI15_PC_Pos) /*!< 0x00002000 */
2018-03-31 15:34:59 +02:00
# define AFIO_EXTICR4_EXTI15_PC AFIO_EXTICR4_EXTI15_PC_Msk /*!< PC[15] pin */
# define AFIO_EXTICR4_EXTI15_PD_Pos (12U)
2019-07-22 02:29:14 +02:00
# define AFIO_EXTICR4_EXTI15_PD_Msk (0x3UL << AFIO_EXTICR4_EXTI15_PD_Pos) /*!< 0x00003000 */
2018-03-31 15:34:59 +02:00
# define AFIO_EXTICR4_EXTI15_PD AFIO_EXTICR4_EXTI15_PD_Msk /*!< PD[15] pin */
# define AFIO_EXTICR4_EXTI15_PE_Pos (14U)
2019-07-22 02:29:14 +02:00
# define AFIO_EXTICR4_EXTI15_PE_Msk (0x1UL << AFIO_EXTICR4_EXTI15_PE_Pos) /*!< 0x00004000 */
2018-03-31 15:34:59 +02:00
# define AFIO_EXTICR4_EXTI15_PE AFIO_EXTICR4_EXTI15_PE_Msk /*!< PE[15] pin */
# define AFIO_EXTICR4_EXTI15_PF_Pos (12U)
2019-07-22 02:29:14 +02:00
# define AFIO_EXTICR4_EXTI15_PF_Msk (0x5UL << AFIO_EXTICR4_EXTI15_PF_Pos) /*!< 0x00005000 */
2018-03-31 15:34:59 +02:00
# define AFIO_EXTICR4_EXTI15_PF AFIO_EXTICR4_EXTI15_PF_Msk /*!< PF[15] pin */
# define AFIO_EXTICR4_EXTI15_PG_Pos (13U)
2019-07-22 02:29:14 +02:00
# define AFIO_EXTICR4_EXTI15_PG_Msk (0x3UL << AFIO_EXTICR4_EXTI15_PG_Pos) /*!< 0x00006000 */
2018-03-31 15:34:59 +02:00
# define AFIO_EXTICR4_EXTI15_PG AFIO_EXTICR4_EXTI15_PG_Msk /*!< PG[15] pin */
/****************** Bit definition for AFIO_MAPR2 register ******************/
/******************************************************************************/
/* */
/* External Interrupt/Event Controller */
/* */
/******************************************************************************/
/******************* Bit definition for EXTI_IMR register *******************/
# define EXTI_IMR_MR0_Pos (0U)
2019-07-22 02:29:14 +02:00
# define EXTI_IMR_MR0_Msk (0x1UL << EXTI_IMR_MR0_Pos) /*!< 0x00000001 */
2018-03-31 15:34:59 +02:00
# define EXTI_IMR_MR0 EXTI_IMR_MR0_Msk /*!< Interrupt Mask on line 0 */
# define EXTI_IMR_MR1_Pos (1U)
2019-07-22 02:29:14 +02:00
# define EXTI_IMR_MR1_Msk (0x1UL << EXTI_IMR_MR1_Pos) /*!< 0x00000002 */
2018-03-31 15:34:59 +02:00
# define EXTI_IMR_MR1 EXTI_IMR_MR1_Msk /*!< Interrupt Mask on line 1 */
# define EXTI_IMR_MR2_Pos (2U)
2019-07-22 02:29:14 +02:00
# define EXTI_IMR_MR2_Msk (0x1UL << EXTI_IMR_MR2_Pos) /*!< 0x00000004 */
2018-03-31 15:34:59 +02:00
# define EXTI_IMR_MR2 EXTI_IMR_MR2_Msk /*!< Interrupt Mask on line 2 */
# define EXTI_IMR_MR3_Pos (3U)
2019-07-22 02:29:14 +02:00
# define EXTI_IMR_MR3_Msk (0x1UL << EXTI_IMR_MR3_Pos) /*!< 0x00000008 */
2018-03-31 15:34:59 +02:00
# define EXTI_IMR_MR3 EXTI_IMR_MR3_Msk /*!< Interrupt Mask on line 3 */
# define EXTI_IMR_MR4_Pos (4U)
2019-07-22 02:29:14 +02:00
# define EXTI_IMR_MR4_Msk (0x1UL << EXTI_IMR_MR4_Pos) /*!< 0x00000010 */
2018-03-31 15:34:59 +02:00
# define EXTI_IMR_MR4 EXTI_IMR_MR4_Msk /*!< Interrupt Mask on line 4 */
# define EXTI_IMR_MR5_Pos (5U)
2019-07-22 02:29:14 +02:00
# define EXTI_IMR_MR5_Msk (0x1UL << EXTI_IMR_MR5_Pos) /*!< 0x00000020 */
2018-03-31 15:34:59 +02:00
# define EXTI_IMR_MR5 EXTI_IMR_MR5_Msk /*!< Interrupt Mask on line 5 */
# define EXTI_IMR_MR6_Pos (6U)
2019-07-22 02:29:14 +02:00
# define EXTI_IMR_MR6_Msk (0x1UL << EXTI_IMR_MR6_Pos) /*!< 0x00000040 */
2018-03-31 15:34:59 +02:00
# define EXTI_IMR_MR6 EXTI_IMR_MR6_Msk /*!< Interrupt Mask on line 6 */
# define EXTI_IMR_MR7_Pos (7U)
2019-07-22 02:29:14 +02:00
# define EXTI_IMR_MR7_Msk (0x1UL << EXTI_IMR_MR7_Pos) /*!< 0x00000080 */
2018-03-31 15:34:59 +02:00
# define EXTI_IMR_MR7 EXTI_IMR_MR7_Msk /*!< Interrupt Mask on line 7 */
# define EXTI_IMR_MR8_Pos (8U)
2019-07-22 02:29:14 +02:00
# define EXTI_IMR_MR8_Msk (0x1UL << EXTI_IMR_MR8_Pos) /*!< 0x00000100 */
2018-03-31 15:34:59 +02:00
# define EXTI_IMR_MR8 EXTI_IMR_MR8_Msk /*!< Interrupt Mask on line 8 */
# define EXTI_IMR_MR9_Pos (9U)
2019-07-22 02:29:14 +02:00
# define EXTI_IMR_MR9_Msk (0x1UL << EXTI_IMR_MR9_Pos) /*!< 0x00000200 */
2018-03-31 15:34:59 +02:00
# define EXTI_IMR_MR9 EXTI_IMR_MR9_Msk /*!< Interrupt Mask on line 9 */
# define EXTI_IMR_MR10_Pos (10U)
2019-07-22 02:29:14 +02:00
# define EXTI_IMR_MR10_Msk (0x1UL << EXTI_IMR_MR10_Pos) /*!< 0x00000400 */
2018-03-31 15:34:59 +02:00
# define EXTI_IMR_MR10 EXTI_IMR_MR10_Msk /*!< Interrupt Mask on line 10 */
# define EXTI_IMR_MR11_Pos (11U)
2019-07-22 02:29:14 +02:00
# define EXTI_IMR_MR11_Msk (0x1UL << EXTI_IMR_MR11_Pos) /*!< 0x00000800 */
2018-03-31 15:34:59 +02:00
# define EXTI_IMR_MR11 EXTI_IMR_MR11_Msk /*!< Interrupt Mask on line 11 */
# define EXTI_IMR_MR12_Pos (12U)
2019-07-22 02:29:14 +02:00
# define EXTI_IMR_MR12_Msk (0x1UL << EXTI_IMR_MR12_Pos) /*!< 0x00001000 */
2018-03-31 15:34:59 +02:00
# define EXTI_IMR_MR12 EXTI_IMR_MR12_Msk /*!< Interrupt Mask on line 12 */
# define EXTI_IMR_MR13_Pos (13U)
2019-07-22 02:29:14 +02:00
# define EXTI_IMR_MR13_Msk (0x1UL << EXTI_IMR_MR13_Pos) /*!< 0x00002000 */
2018-03-31 15:34:59 +02:00
# define EXTI_IMR_MR13 EXTI_IMR_MR13_Msk /*!< Interrupt Mask on line 13 */
# define EXTI_IMR_MR14_Pos (14U)
2019-07-22 02:29:14 +02:00
# define EXTI_IMR_MR14_Msk (0x1UL << EXTI_IMR_MR14_Pos) /*!< 0x00004000 */
2018-03-31 15:34:59 +02:00
# define EXTI_IMR_MR14 EXTI_IMR_MR14_Msk /*!< Interrupt Mask on line 14 */
# define EXTI_IMR_MR15_Pos (15U)
2019-07-22 02:29:14 +02:00
# define EXTI_IMR_MR15_Msk (0x1UL << EXTI_IMR_MR15_Pos) /*!< 0x00008000 */
2018-03-31 15:34:59 +02:00
# define EXTI_IMR_MR15 EXTI_IMR_MR15_Msk /*!< Interrupt Mask on line 15 */
# define EXTI_IMR_MR16_Pos (16U)
2019-07-22 02:29:14 +02:00
# define EXTI_IMR_MR16_Msk (0x1UL << EXTI_IMR_MR16_Pos) /*!< 0x00010000 */
2018-03-31 15:34:59 +02:00
# define EXTI_IMR_MR16 EXTI_IMR_MR16_Msk /*!< Interrupt Mask on line 16 */
# define EXTI_IMR_MR17_Pos (17U)
2019-07-22 02:29:14 +02:00
# define EXTI_IMR_MR17_Msk (0x1UL << EXTI_IMR_MR17_Pos) /*!< 0x00020000 */
2018-03-31 15:34:59 +02:00
# define EXTI_IMR_MR17 EXTI_IMR_MR17_Msk /*!< Interrupt Mask on line 17 */
# define EXTI_IMR_MR18_Pos (18U)
2019-07-22 02:29:14 +02:00
# define EXTI_IMR_MR18_Msk (0x1UL << EXTI_IMR_MR18_Pos) /*!< 0x00040000 */
2018-03-31 15:34:59 +02:00
# define EXTI_IMR_MR18 EXTI_IMR_MR18_Msk /*!< Interrupt Mask on line 18 */
/* References Defines */
# define EXTI_IMR_IM0 EXTI_IMR_MR0
# define EXTI_IMR_IM1 EXTI_IMR_MR1
# define EXTI_IMR_IM2 EXTI_IMR_MR2
# define EXTI_IMR_IM3 EXTI_IMR_MR3
# define EXTI_IMR_IM4 EXTI_IMR_MR4
# define EXTI_IMR_IM5 EXTI_IMR_MR5
# define EXTI_IMR_IM6 EXTI_IMR_MR6
# define EXTI_IMR_IM7 EXTI_IMR_MR7
# define EXTI_IMR_IM8 EXTI_IMR_MR8
# define EXTI_IMR_IM9 EXTI_IMR_MR9
# define EXTI_IMR_IM10 EXTI_IMR_MR10
# define EXTI_IMR_IM11 EXTI_IMR_MR11
# define EXTI_IMR_IM12 EXTI_IMR_MR12
# define EXTI_IMR_IM13 EXTI_IMR_MR13
# define EXTI_IMR_IM14 EXTI_IMR_MR14
# define EXTI_IMR_IM15 EXTI_IMR_MR15
# define EXTI_IMR_IM16 EXTI_IMR_MR16
# define EXTI_IMR_IM17 EXTI_IMR_MR17
# define EXTI_IMR_IM18 EXTI_IMR_MR18
# define EXTI_IMR_IM 0x0007FFFFU /*!< Interrupt Mask All */
/******************* Bit definition for EXTI_EMR register *******************/
# define EXTI_EMR_MR0_Pos (0U)
2019-07-22 02:29:14 +02:00
# define EXTI_EMR_MR0_Msk (0x1UL << EXTI_EMR_MR0_Pos) /*!< 0x00000001 */
2018-03-31 15:34:59 +02:00
# define EXTI_EMR_MR0 EXTI_EMR_MR0_Msk /*!< Event Mask on line 0 */
# define EXTI_EMR_MR1_Pos (1U)
2019-07-22 02:29:14 +02:00
# define EXTI_EMR_MR1_Msk (0x1UL << EXTI_EMR_MR1_Pos) /*!< 0x00000002 */
2018-03-31 15:34:59 +02:00
# define EXTI_EMR_MR1 EXTI_EMR_MR1_Msk /*!< Event Mask on line 1 */
# define EXTI_EMR_MR2_Pos (2U)
2019-07-22 02:29:14 +02:00
# define EXTI_EMR_MR2_Msk (0x1UL << EXTI_EMR_MR2_Pos) /*!< 0x00000004 */
2018-03-31 15:34:59 +02:00
# define EXTI_EMR_MR2 EXTI_EMR_MR2_Msk /*!< Event Mask on line 2 */
# define EXTI_EMR_MR3_Pos (3U)
2019-07-22 02:29:14 +02:00
# define EXTI_EMR_MR3_Msk (0x1UL << EXTI_EMR_MR3_Pos) /*!< 0x00000008 */
2018-03-31 15:34:59 +02:00
# define EXTI_EMR_MR3 EXTI_EMR_MR3_Msk /*!< Event Mask on line 3 */
# define EXTI_EMR_MR4_Pos (4U)
2019-07-22 02:29:14 +02:00
# define EXTI_EMR_MR4_Msk (0x1UL << EXTI_EMR_MR4_Pos) /*!< 0x00000010 */
2018-03-31 15:34:59 +02:00
# define EXTI_EMR_MR4 EXTI_EMR_MR4_Msk /*!< Event Mask on line 4 */
# define EXTI_EMR_MR5_Pos (5U)
2019-07-22 02:29:14 +02:00
# define EXTI_EMR_MR5_Msk (0x1UL << EXTI_EMR_MR5_Pos) /*!< 0x00000020 */
2018-03-31 15:34:59 +02:00
# define EXTI_EMR_MR5 EXTI_EMR_MR5_Msk /*!< Event Mask on line 5 */
# define EXTI_EMR_MR6_Pos (6U)
2019-07-22 02:29:14 +02:00
# define EXTI_EMR_MR6_Msk (0x1UL << EXTI_EMR_MR6_Pos) /*!< 0x00000040 */
2018-03-31 15:34:59 +02:00
# define EXTI_EMR_MR6 EXTI_EMR_MR6_Msk /*!< Event Mask on line 6 */
# define EXTI_EMR_MR7_Pos (7U)
2019-07-22 02:29:14 +02:00
# define EXTI_EMR_MR7_Msk (0x1UL << EXTI_EMR_MR7_Pos) /*!< 0x00000080 */
2018-03-31 15:34:59 +02:00
# define EXTI_EMR_MR7 EXTI_EMR_MR7_Msk /*!< Event Mask on line 7 */
# define EXTI_EMR_MR8_Pos (8U)
2019-07-22 02:29:14 +02:00
# define EXTI_EMR_MR8_Msk (0x1UL << EXTI_EMR_MR8_Pos) /*!< 0x00000100 */
2018-03-31 15:34:59 +02:00
# define EXTI_EMR_MR8 EXTI_EMR_MR8_Msk /*!< Event Mask on line 8 */
# define EXTI_EMR_MR9_Pos (9U)
2019-07-22 02:29:14 +02:00
# define EXTI_EMR_MR9_Msk (0x1UL << EXTI_EMR_MR9_Pos) /*!< 0x00000200 */
2018-03-31 15:34:59 +02:00
# define EXTI_EMR_MR9 EXTI_EMR_MR9_Msk /*!< Event Mask on line 9 */
# define EXTI_EMR_MR10_Pos (10U)
2019-07-22 02:29:14 +02:00
# define EXTI_EMR_MR10_Msk (0x1UL << EXTI_EMR_MR10_Pos) /*!< 0x00000400 */
2018-03-31 15:34:59 +02:00
# define EXTI_EMR_MR10 EXTI_EMR_MR10_Msk /*!< Event Mask on line 10 */
# define EXTI_EMR_MR11_Pos (11U)
2019-07-22 02:29:14 +02:00
# define EXTI_EMR_MR11_Msk (0x1UL << EXTI_EMR_MR11_Pos) /*!< 0x00000800 */
2018-03-31 15:34:59 +02:00
# define EXTI_EMR_MR11 EXTI_EMR_MR11_Msk /*!< Event Mask on line 11 */
# define EXTI_EMR_MR12_Pos (12U)
2019-07-22 02:29:14 +02:00
# define EXTI_EMR_MR12_Msk (0x1UL << EXTI_EMR_MR12_Pos) /*!< 0x00001000 */
2018-03-31 15:34:59 +02:00
# define EXTI_EMR_MR12 EXTI_EMR_MR12_Msk /*!< Event Mask on line 12 */
# define EXTI_EMR_MR13_Pos (13U)
2019-07-22 02:29:14 +02:00
# define EXTI_EMR_MR13_Msk (0x1UL << EXTI_EMR_MR13_Pos) /*!< 0x00002000 */
2018-03-31 15:34:59 +02:00
# define EXTI_EMR_MR13 EXTI_EMR_MR13_Msk /*!< Event Mask on line 13 */
# define EXTI_EMR_MR14_Pos (14U)
2019-07-22 02:29:14 +02:00
# define EXTI_EMR_MR14_Msk (0x1UL << EXTI_EMR_MR14_Pos) /*!< 0x00004000 */
2018-03-31 15:34:59 +02:00
# define EXTI_EMR_MR14 EXTI_EMR_MR14_Msk /*!< Event Mask on line 14 */
# define EXTI_EMR_MR15_Pos (15U)
2019-07-22 02:29:14 +02:00
# define EXTI_EMR_MR15_Msk (0x1UL << EXTI_EMR_MR15_Pos) /*!< 0x00008000 */
2018-03-31 15:34:59 +02:00
# define EXTI_EMR_MR15 EXTI_EMR_MR15_Msk /*!< Event Mask on line 15 */
# define EXTI_EMR_MR16_Pos (16U)
2019-07-22 02:29:14 +02:00
# define EXTI_EMR_MR16_Msk (0x1UL << EXTI_EMR_MR16_Pos) /*!< 0x00010000 */
2018-03-31 15:34:59 +02:00
# define EXTI_EMR_MR16 EXTI_EMR_MR16_Msk /*!< Event Mask on line 16 */
# define EXTI_EMR_MR17_Pos (17U)
2019-07-22 02:29:14 +02:00
# define EXTI_EMR_MR17_Msk (0x1UL << EXTI_EMR_MR17_Pos) /*!< 0x00020000 */
2018-03-31 15:34:59 +02:00
# define EXTI_EMR_MR17 EXTI_EMR_MR17_Msk /*!< Event Mask on line 17 */
# define EXTI_EMR_MR18_Pos (18U)
2019-07-22 02:29:14 +02:00
# define EXTI_EMR_MR18_Msk (0x1UL << EXTI_EMR_MR18_Pos) /*!< 0x00040000 */
2018-03-31 15:34:59 +02:00
# define EXTI_EMR_MR18 EXTI_EMR_MR18_Msk /*!< Event Mask on line 18 */
/* References Defines */
# define EXTI_EMR_EM0 EXTI_EMR_MR0
# define EXTI_EMR_EM1 EXTI_EMR_MR1
# define EXTI_EMR_EM2 EXTI_EMR_MR2
# define EXTI_EMR_EM3 EXTI_EMR_MR3
# define EXTI_EMR_EM4 EXTI_EMR_MR4
# define EXTI_EMR_EM5 EXTI_EMR_MR5
# define EXTI_EMR_EM6 EXTI_EMR_MR6
# define EXTI_EMR_EM7 EXTI_EMR_MR7
# define EXTI_EMR_EM8 EXTI_EMR_MR8
# define EXTI_EMR_EM9 EXTI_EMR_MR9
# define EXTI_EMR_EM10 EXTI_EMR_MR10
# define EXTI_EMR_EM11 EXTI_EMR_MR11
# define EXTI_EMR_EM12 EXTI_EMR_MR12
# define EXTI_EMR_EM13 EXTI_EMR_MR13
# define EXTI_EMR_EM14 EXTI_EMR_MR14
# define EXTI_EMR_EM15 EXTI_EMR_MR15
# define EXTI_EMR_EM16 EXTI_EMR_MR16
# define EXTI_EMR_EM17 EXTI_EMR_MR17
# define EXTI_EMR_EM18 EXTI_EMR_MR18
/****************** Bit definition for EXTI_RTSR register *******************/
# define EXTI_RTSR_TR0_Pos (0U)
2019-07-22 02:29:14 +02:00
# define EXTI_RTSR_TR0_Msk (0x1UL << EXTI_RTSR_TR0_Pos) /*!< 0x00000001 */
2018-03-31 15:34:59 +02:00
# define EXTI_RTSR_TR0 EXTI_RTSR_TR0_Msk /*!< Rising trigger event configuration bit of line 0 */
# define EXTI_RTSR_TR1_Pos (1U)
2019-07-22 02:29:14 +02:00
# define EXTI_RTSR_TR1_Msk (0x1UL << EXTI_RTSR_TR1_Pos) /*!< 0x00000002 */
2018-03-31 15:34:59 +02:00
# define EXTI_RTSR_TR1 EXTI_RTSR_TR1_Msk /*!< Rising trigger event configuration bit of line 1 */
# define EXTI_RTSR_TR2_Pos (2U)
2019-07-22 02:29:14 +02:00
# define EXTI_RTSR_TR2_Msk (0x1UL << EXTI_RTSR_TR2_Pos) /*!< 0x00000004 */
2018-03-31 15:34:59 +02:00
# define EXTI_RTSR_TR2 EXTI_RTSR_TR2_Msk /*!< Rising trigger event configuration bit of line 2 */
# define EXTI_RTSR_TR3_Pos (3U)
2019-07-22 02:29:14 +02:00
# define EXTI_RTSR_TR3_Msk (0x1UL << EXTI_RTSR_TR3_Pos) /*!< 0x00000008 */
2018-03-31 15:34:59 +02:00
# define EXTI_RTSR_TR3 EXTI_RTSR_TR3_Msk /*!< Rising trigger event configuration bit of line 3 */
# define EXTI_RTSR_TR4_Pos (4U)
2019-07-22 02:29:14 +02:00
# define EXTI_RTSR_TR4_Msk (0x1UL << EXTI_RTSR_TR4_Pos) /*!< 0x00000010 */
2018-03-31 15:34:59 +02:00
# define EXTI_RTSR_TR4 EXTI_RTSR_TR4_Msk /*!< Rising trigger event configuration bit of line 4 */
# define EXTI_RTSR_TR5_Pos (5U)
2019-07-22 02:29:14 +02:00
# define EXTI_RTSR_TR5_Msk (0x1UL << EXTI_RTSR_TR5_Pos) /*!< 0x00000020 */
2018-03-31 15:34:59 +02:00
# define EXTI_RTSR_TR5 EXTI_RTSR_TR5_Msk /*!< Rising trigger event configuration bit of line 5 */
# define EXTI_RTSR_TR6_Pos (6U)
2019-07-22 02:29:14 +02:00
# define EXTI_RTSR_TR6_Msk (0x1UL << EXTI_RTSR_TR6_Pos) /*!< 0x00000040 */
2018-03-31 15:34:59 +02:00
# define EXTI_RTSR_TR6 EXTI_RTSR_TR6_Msk /*!< Rising trigger event configuration bit of line 6 */
# define EXTI_RTSR_TR7_Pos (7U)
2019-07-22 02:29:14 +02:00
# define EXTI_RTSR_TR7_Msk (0x1UL << EXTI_RTSR_TR7_Pos) /*!< 0x00000080 */
2018-03-31 15:34:59 +02:00
# define EXTI_RTSR_TR7 EXTI_RTSR_TR7_Msk /*!< Rising trigger event configuration bit of line 7 */
# define EXTI_RTSR_TR8_Pos (8U)
2019-07-22 02:29:14 +02:00
# define EXTI_RTSR_TR8_Msk (0x1UL << EXTI_RTSR_TR8_Pos) /*!< 0x00000100 */
2018-03-31 15:34:59 +02:00
# define EXTI_RTSR_TR8 EXTI_RTSR_TR8_Msk /*!< Rising trigger event configuration bit of line 8 */
# define EXTI_RTSR_TR9_Pos (9U)
2019-07-22 02:29:14 +02:00
# define EXTI_RTSR_TR9_Msk (0x1UL << EXTI_RTSR_TR9_Pos) /*!< 0x00000200 */
2018-03-31 15:34:59 +02:00
# define EXTI_RTSR_TR9 EXTI_RTSR_TR9_Msk /*!< Rising trigger event configuration bit of line 9 */
# define EXTI_RTSR_TR10_Pos (10U)
2019-07-22 02:29:14 +02:00
# define EXTI_RTSR_TR10_Msk (0x1UL << EXTI_RTSR_TR10_Pos) /*!< 0x00000400 */
2018-03-31 15:34:59 +02:00
# define EXTI_RTSR_TR10 EXTI_RTSR_TR10_Msk /*!< Rising trigger event configuration bit of line 10 */
# define EXTI_RTSR_TR11_Pos (11U)
2019-07-22 02:29:14 +02:00
# define EXTI_RTSR_TR11_Msk (0x1UL << EXTI_RTSR_TR11_Pos) /*!< 0x00000800 */
2018-03-31 15:34:59 +02:00
# define EXTI_RTSR_TR11 EXTI_RTSR_TR11_Msk /*!< Rising trigger event configuration bit of line 11 */
# define EXTI_RTSR_TR12_Pos (12U)
2019-07-22 02:29:14 +02:00
# define EXTI_RTSR_TR12_Msk (0x1UL << EXTI_RTSR_TR12_Pos) /*!< 0x00001000 */
2018-03-31 15:34:59 +02:00
# define EXTI_RTSR_TR12 EXTI_RTSR_TR12_Msk /*!< Rising trigger event configuration bit of line 12 */
# define EXTI_RTSR_TR13_Pos (13U)
2019-07-22 02:29:14 +02:00
# define EXTI_RTSR_TR13_Msk (0x1UL << EXTI_RTSR_TR13_Pos) /*!< 0x00002000 */
2018-03-31 15:34:59 +02:00
# define EXTI_RTSR_TR13 EXTI_RTSR_TR13_Msk /*!< Rising trigger event configuration bit of line 13 */
# define EXTI_RTSR_TR14_Pos (14U)
2019-07-22 02:29:14 +02:00
# define EXTI_RTSR_TR14_Msk (0x1UL << EXTI_RTSR_TR14_Pos) /*!< 0x00004000 */
2018-03-31 15:34:59 +02:00
# define EXTI_RTSR_TR14 EXTI_RTSR_TR14_Msk /*!< Rising trigger event configuration bit of line 14 */
# define EXTI_RTSR_TR15_Pos (15U)
2019-07-22 02:29:14 +02:00
# define EXTI_RTSR_TR15_Msk (0x1UL << EXTI_RTSR_TR15_Pos) /*!< 0x00008000 */
2018-03-31 15:34:59 +02:00
# define EXTI_RTSR_TR15 EXTI_RTSR_TR15_Msk /*!< Rising trigger event configuration bit of line 15 */
# define EXTI_RTSR_TR16_Pos (16U)
2019-07-22 02:29:14 +02:00
# define EXTI_RTSR_TR16_Msk (0x1UL << EXTI_RTSR_TR16_Pos) /*!< 0x00010000 */
2018-03-31 15:34:59 +02:00
# define EXTI_RTSR_TR16 EXTI_RTSR_TR16_Msk /*!< Rising trigger event configuration bit of line 16 */
# define EXTI_RTSR_TR17_Pos (17U)
2019-07-22 02:29:14 +02:00
# define EXTI_RTSR_TR17_Msk (0x1UL << EXTI_RTSR_TR17_Pos) /*!< 0x00020000 */
2018-03-31 15:34:59 +02:00
# define EXTI_RTSR_TR17 EXTI_RTSR_TR17_Msk /*!< Rising trigger event configuration bit of line 17 */
# define EXTI_RTSR_TR18_Pos (18U)
2019-07-22 02:29:14 +02:00
# define EXTI_RTSR_TR18_Msk (0x1UL << EXTI_RTSR_TR18_Pos) /*!< 0x00040000 */
2018-03-31 15:34:59 +02:00
# define EXTI_RTSR_TR18 EXTI_RTSR_TR18_Msk /*!< Rising trigger event configuration bit of line 18 */
/* References Defines */
# define EXTI_RTSR_RT0 EXTI_RTSR_TR0
# define EXTI_RTSR_RT1 EXTI_RTSR_TR1
# define EXTI_RTSR_RT2 EXTI_RTSR_TR2
# define EXTI_RTSR_RT3 EXTI_RTSR_TR3
# define EXTI_RTSR_RT4 EXTI_RTSR_TR4
# define EXTI_RTSR_RT5 EXTI_RTSR_TR5
# define EXTI_RTSR_RT6 EXTI_RTSR_TR6
# define EXTI_RTSR_RT7 EXTI_RTSR_TR7
# define EXTI_RTSR_RT8 EXTI_RTSR_TR8
# define EXTI_RTSR_RT9 EXTI_RTSR_TR9
# define EXTI_RTSR_RT10 EXTI_RTSR_TR10
# define EXTI_RTSR_RT11 EXTI_RTSR_TR11
# define EXTI_RTSR_RT12 EXTI_RTSR_TR12
# define EXTI_RTSR_RT13 EXTI_RTSR_TR13
# define EXTI_RTSR_RT14 EXTI_RTSR_TR14
# define EXTI_RTSR_RT15 EXTI_RTSR_TR15
# define EXTI_RTSR_RT16 EXTI_RTSR_TR16
# define EXTI_RTSR_RT17 EXTI_RTSR_TR17
# define EXTI_RTSR_RT18 EXTI_RTSR_TR18
/****************** Bit definition for EXTI_FTSR register *******************/
# define EXTI_FTSR_TR0_Pos (0U)
2019-07-22 02:29:14 +02:00
# define EXTI_FTSR_TR0_Msk (0x1UL << EXTI_FTSR_TR0_Pos) /*!< 0x00000001 */
2018-03-31 15:34:59 +02:00
# define EXTI_FTSR_TR0 EXTI_FTSR_TR0_Msk /*!< Falling trigger event configuration bit of line 0 */
# define EXTI_FTSR_TR1_Pos (1U)
2019-07-22 02:29:14 +02:00
# define EXTI_FTSR_TR1_Msk (0x1UL << EXTI_FTSR_TR1_Pos) /*!< 0x00000002 */
2018-03-31 15:34:59 +02:00
# define EXTI_FTSR_TR1 EXTI_FTSR_TR1_Msk /*!< Falling trigger event configuration bit of line 1 */
# define EXTI_FTSR_TR2_Pos (2U)
2019-07-22 02:29:14 +02:00
# define EXTI_FTSR_TR2_Msk (0x1UL << EXTI_FTSR_TR2_Pos) /*!< 0x00000004 */
2018-03-31 15:34:59 +02:00
# define EXTI_FTSR_TR2 EXTI_FTSR_TR2_Msk /*!< Falling trigger event configuration bit of line 2 */
# define EXTI_FTSR_TR3_Pos (3U)
2019-07-22 02:29:14 +02:00
# define EXTI_FTSR_TR3_Msk (0x1UL << EXTI_FTSR_TR3_Pos) /*!< 0x00000008 */
2018-03-31 15:34:59 +02:00
# define EXTI_FTSR_TR3 EXTI_FTSR_TR3_Msk /*!< Falling trigger event configuration bit of line 3 */
# define EXTI_FTSR_TR4_Pos (4U)
2019-07-22 02:29:14 +02:00
# define EXTI_FTSR_TR4_Msk (0x1UL << EXTI_FTSR_TR4_Pos) /*!< 0x00000010 */
2018-03-31 15:34:59 +02:00
# define EXTI_FTSR_TR4 EXTI_FTSR_TR4_Msk /*!< Falling trigger event configuration bit of line 4 */
# define EXTI_FTSR_TR5_Pos (5U)
2019-07-22 02:29:14 +02:00
# define EXTI_FTSR_TR5_Msk (0x1UL << EXTI_FTSR_TR5_Pos) /*!< 0x00000020 */
2018-03-31 15:34:59 +02:00
# define EXTI_FTSR_TR5 EXTI_FTSR_TR5_Msk /*!< Falling trigger event configuration bit of line 5 */
# define EXTI_FTSR_TR6_Pos (6U)
2019-07-22 02:29:14 +02:00
# define EXTI_FTSR_TR6_Msk (0x1UL << EXTI_FTSR_TR6_Pos) /*!< 0x00000040 */
2018-03-31 15:34:59 +02:00
# define EXTI_FTSR_TR6 EXTI_FTSR_TR6_Msk /*!< Falling trigger event configuration bit of line 6 */
# define EXTI_FTSR_TR7_Pos (7U)
2019-07-22 02:29:14 +02:00
# define EXTI_FTSR_TR7_Msk (0x1UL << EXTI_FTSR_TR7_Pos) /*!< 0x00000080 */
2018-03-31 15:34:59 +02:00
# define EXTI_FTSR_TR7 EXTI_FTSR_TR7_Msk /*!< Falling trigger event configuration bit of line 7 */
# define EXTI_FTSR_TR8_Pos (8U)
2019-07-22 02:29:14 +02:00
# define EXTI_FTSR_TR8_Msk (0x1UL << EXTI_FTSR_TR8_Pos) /*!< 0x00000100 */
2018-03-31 15:34:59 +02:00
# define EXTI_FTSR_TR8 EXTI_FTSR_TR8_Msk /*!< Falling trigger event configuration bit of line 8 */
# define EXTI_FTSR_TR9_Pos (9U)
2019-07-22 02:29:14 +02:00
# define EXTI_FTSR_TR9_Msk (0x1UL << EXTI_FTSR_TR9_Pos) /*!< 0x00000200 */
2018-03-31 15:34:59 +02:00
# define EXTI_FTSR_TR9 EXTI_FTSR_TR9_Msk /*!< Falling trigger event configuration bit of line 9 */
# define EXTI_FTSR_TR10_Pos (10U)
2019-07-22 02:29:14 +02:00
# define EXTI_FTSR_TR10_Msk (0x1UL << EXTI_FTSR_TR10_Pos) /*!< 0x00000400 */
2018-03-31 15:34:59 +02:00
# define EXTI_FTSR_TR10 EXTI_FTSR_TR10_Msk /*!< Falling trigger event configuration bit of line 10 */
# define EXTI_FTSR_TR11_Pos (11U)
2019-07-22 02:29:14 +02:00
# define EXTI_FTSR_TR11_Msk (0x1UL << EXTI_FTSR_TR11_Pos) /*!< 0x00000800 */
2018-03-31 15:34:59 +02:00
# define EXTI_FTSR_TR11 EXTI_FTSR_TR11_Msk /*!< Falling trigger event configuration bit of line 11 */
# define EXTI_FTSR_TR12_Pos (12U)
2019-07-22 02:29:14 +02:00
# define EXTI_FTSR_TR12_Msk (0x1UL << EXTI_FTSR_TR12_Pos) /*!< 0x00001000 */
2018-03-31 15:34:59 +02:00
# define EXTI_FTSR_TR12 EXTI_FTSR_TR12_Msk /*!< Falling trigger event configuration bit of line 12 */
# define EXTI_FTSR_TR13_Pos (13U)
2019-07-22 02:29:14 +02:00
# define EXTI_FTSR_TR13_Msk (0x1UL << EXTI_FTSR_TR13_Pos) /*!< 0x00002000 */
2018-03-31 15:34:59 +02:00
# define EXTI_FTSR_TR13 EXTI_FTSR_TR13_Msk /*!< Falling trigger event configuration bit of line 13 */
# define EXTI_FTSR_TR14_Pos (14U)
2019-07-22 02:29:14 +02:00
# define EXTI_FTSR_TR14_Msk (0x1UL << EXTI_FTSR_TR14_Pos) /*!< 0x00004000 */
2018-03-31 15:34:59 +02:00
# define EXTI_FTSR_TR14 EXTI_FTSR_TR14_Msk /*!< Falling trigger event configuration bit of line 14 */
# define EXTI_FTSR_TR15_Pos (15U)
2019-07-22 02:29:14 +02:00
# define EXTI_FTSR_TR15_Msk (0x1UL << EXTI_FTSR_TR15_Pos) /*!< 0x00008000 */
2018-03-31 15:34:59 +02:00
# define EXTI_FTSR_TR15 EXTI_FTSR_TR15_Msk /*!< Falling trigger event configuration bit of line 15 */
# define EXTI_FTSR_TR16_Pos (16U)
2019-07-22 02:29:14 +02:00
# define EXTI_FTSR_TR16_Msk (0x1UL << EXTI_FTSR_TR16_Pos) /*!< 0x00010000 */
2018-03-31 15:34:59 +02:00
# define EXTI_FTSR_TR16 EXTI_FTSR_TR16_Msk /*!< Falling trigger event configuration bit of line 16 */
# define EXTI_FTSR_TR17_Pos (17U)
2019-07-22 02:29:14 +02:00
# define EXTI_FTSR_TR17_Msk (0x1UL << EXTI_FTSR_TR17_Pos) /*!< 0x00020000 */
2018-03-31 15:34:59 +02:00
# define EXTI_FTSR_TR17 EXTI_FTSR_TR17_Msk /*!< Falling trigger event configuration bit of line 17 */
# define EXTI_FTSR_TR18_Pos (18U)
2019-07-22 02:29:14 +02:00
# define EXTI_FTSR_TR18_Msk (0x1UL << EXTI_FTSR_TR18_Pos) /*!< 0x00040000 */
2018-03-31 15:34:59 +02:00
# define EXTI_FTSR_TR18 EXTI_FTSR_TR18_Msk /*!< Falling trigger event configuration bit of line 18 */
/* References Defines */
# define EXTI_FTSR_FT0 EXTI_FTSR_TR0
# define EXTI_FTSR_FT1 EXTI_FTSR_TR1
# define EXTI_FTSR_FT2 EXTI_FTSR_TR2
# define EXTI_FTSR_FT3 EXTI_FTSR_TR3
# define EXTI_FTSR_FT4 EXTI_FTSR_TR4
# define EXTI_FTSR_FT5 EXTI_FTSR_TR5
# define EXTI_FTSR_FT6 EXTI_FTSR_TR6
# define EXTI_FTSR_FT7 EXTI_FTSR_TR7
# define EXTI_FTSR_FT8 EXTI_FTSR_TR8
# define EXTI_FTSR_FT9 EXTI_FTSR_TR9
# define EXTI_FTSR_FT10 EXTI_FTSR_TR10
# define EXTI_FTSR_FT11 EXTI_FTSR_TR11
# define EXTI_FTSR_FT12 EXTI_FTSR_TR12
# define EXTI_FTSR_FT13 EXTI_FTSR_TR13
# define EXTI_FTSR_FT14 EXTI_FTSR_TR14
# define EXTI_FTSR_FT15 EXTI_FTSR_TR15
# define EXTI_FTSR_FT16 EXTI_FTSR_TR16
# define EXTI_FTSR_FT17 EXTI_FTSR_TR17
# define EXTI_FTSR_FT18 EXTI_FTSR_TR18
/****************** Bit definition for EXTI_SWIER register ******************/
# define EXTI_SWIER_SWIER0_Pos (0U)
2019-07-22 02:29:14 +02:00
# define EXTI_SWIER_SWIER0_Msk (0x1UL << EXTI_SWIER_SWIER0_Pos) /*!< 0x00000001 */
2018-03-31 15:34:59 +02:00
# define EXTI_SWIER_SWIER0 EXTI_SWIER_SWIER0_Msk /*!< Software Interrupt on line 0 */
# define EXTI_SWIER_SWIER1_Pos (1U)
2019-07-22 02:29:14 +02:00
# define EXTI_SWIER_SWIER1_Msk (0x1UL << EXTI_SWIER_SWIER1_Pos) /*!< 0x00000002 */
2018-03-31 15:34:59 +02:00
# define EXTI_SWIER_SWIER1 EXTI_SWIER_SWIER1_Msk /*!< Software Interrupt on line 1 */
# define EXTI_SWIER_SWIER2_Pos (2U)
2019-07-22 02:29:14 +02:00
# define EXTI_SWIER_SWIER2_Msk (0x1UL << EXTI_SWIER_SWIER2_Pos) /*!< 0x00000004 */
2018-03-31 15:34:59 +02:00
# define EXTI_SWIER_SWIER2 EXTI_SWIER_SWIER2_Msk /*!< Software Interrupt on line 2 */
# define EXTI_SWIER_SWIER3_Pos (3U)
2019-07-22 02:29:14 +02:00
# define EXTI_SWIER_SWIER3_Msk (0x1UL << EXTI_SWIER_SWIER3_Pos) /*!< 0x00000008 */
2018-03-31 15:34:59 +02:00
# define EXTI_SWIER_SWIER3 EXTI_SWIER_SWIER3_Msk /*!< Software Interrupt on line 3 */
# define EXTI_SWIER_SWIER4_Pos (4U)
2019-07-22 02:29:14 +02:00
# define EXTI_SWIER_SWIER4_Msk (0x1UL << EXTI_SWIER_SWIER4_Pos) /*!< 0x00000010 */
2018-03-31 15:34:59 +02:00
# define EXTI_SWIER_SWIER4 EXTI_SWIER_SWIER4_Msk /*!< Software Interrupt on line 4 */
# define EXTI_SWIER_SWIER5_Pos (5U)
2019-07-22 02:29:14 +02:00
# define EXTI_SWIER_SWIER5_Msk (0x1UL << EXTI_SWIER_SWIER5_Pos) /*!< 0x00000020 */
2018-03-31 15:34:59 +02:00
# define EXTI_SWIER_SWIER5 EXTI_SWIER_SWIER5_Msk /*!< Software Interrupt on line 5 */
# define EXTI_SWIER_SWIER6_Pos (6U)
2019-07-22 02:29:14 +02:00
# define EXTI_SWIER_SWIER6_Msk (0x1UL << EXTI_SWIER_SWIER6_Pos) /*!< 0x00000040 */
2018-03-31 15:34:59 +02:00
# define EXTI_SWIER_SWIER6 EXTI_SWIER_SWIER6_Msk /*!< Software Interrupt on line 6 */
# define EXTI_SWIER_SWIER7_Pos (7U)
2019-07-22 02:29:14 +02:00
# define EXTI_SWIER_SWIER7_Msk (0x1UL << EXTI_SWIER_SWIER7_Pos) /*!< 0x00000080 */
2018-03-31 15:34:59 +02:00
# define EXTI_SWIER_SWIER7 EXTI_SWIER_SWIER7_Msk /*!< Software Interrupt on line 7 */
# define EXTI_SWIER_SWIER8_Pos (8U)
2019-07-22 02:29:14 +02:00
# define EXTI_SWIER_SWIER8_Msk (0x1UL << EXTI_SWIER_SWIER8_Pos) /*!< 0x00000100 */
2018-03-31 15:34:59 +02:00
# define EXTI_SWIER_SWIER8 EXTI_SWIER_SWIER8_Msk /*!< Software Interrupt on line 8 */
# define EXTI_SWIER_SWIER9_Pos (9U)
2019-07-22 02:29:14 +02:00
# define EXTI_SWIER_SWIER9_Msk (0x1UL << EXTI_SWIER_SWIER9_Pos) /*!< 0x00000200 */
2018-03-31 15:34:59 +02:00
# define EXTI_SWIER_SWIER9 EXTI_SWIER_SWIER9_Msk /*!< Software Interrupt on line 9 */
# define EXTI_SWIER_SWIER10_Pos (10U)
2019-07-22 02:29:14 +02:00
# define EXTI_SWIER_SWIER10_Msk (0x1UL << EXTI_SWIER_SWIER10_Pos) /*!< 0x00000400 */
2018-03-31 15:34:59 +02:00
# define EXTI_SWIER_SWIER10 EXTI_SWIER_SWIER10_Msk /*!< Software Interrupt on line 10 */
# define EXTI_SWIER_SWIER11_Pos (11U)
2019-07-22 02:29:14 +02:00
# define EXTI_SWIER_SWIER11_Msk (0x1UL << EXTI_SWIER_SWIER11_Pos) /*!< 0x00000800 */
2018-03-31 15:34:59 +02:00
# define EXTI_SWIER_SWIER11 EXTI_SWIER_SWIER11_Msk /*!< Software Interrupt on line 11 */
# define EXTI_SWIER_SWIER12_Pos (12U)
2019-07-22 02:29:14 +02:00
# define EXTI_SWIER_SWIER12_Msk (0x1UL << EXTI_SWIER_SWIER12_Pos) /*!< 0x00001000 */
2018-03-31 15:34:59 +02:00
# define EXTI_SWIER_SWIER12 EXTI_SWIER_SWIER12_Msk /*!< Software Interrupt on line 12 */
# define EXTI_SWIER_SWIER13_Pos (13U)
2019-07-22 02:29:14 +02:00
# define EXTI_SWIER_SWIER13_Msk (0x1UL << EXTI_SWIER_SWIER13_Pos) /*!< 0x00002000 */
2018-03-31 15:34:59 +02:00
# define EXTI_SWIER_SWIER13 EXTI_SWIER_SWIER13_Msk /*!< Software Interrupt on line 13 */
# define EXTI_SWIER_SWIER14_Pos (14U)
2019-07-22 02:29:14 +02:00
# define EXTI_SWIER_SWIER14_Msk (0x1UL << EXTI_SWIER_SWIER14_Pos) /*!< 0x00004000 */
2018-03-31 15:34:59 +02:00
# define EXTI_SWIER_SWIER14 EXTI_SWIER_SWIER14_Msk /*!< Software Interrupt on line 14 */
# define EXTI_SWIER_SWIER15_Pos (15U)
2019-07-22 02:29:14 +02:00
# define EXTI_SWIER_SWIER15_Msk (0x1UL << EXTI_SWIER_SWIER15_Pos) /*!< 0x00008000 */
2018-03-31 15:34:59 +02:00
# define EXTI_SWIER_SWIER15 EXTI_SWIER_SWIER15_Msk /*!< Software Interrupt on line 15 */
# define EXTI_SWIER_SWIER16_Pos (16U)
2019-07-22 02:29:14 +02:00
# define EXTI_SWIER_SWIER16_Msk (0x1UL << EXTI_SWIER_SWIER16_Pos) /*!< 0x00010000 */
2018-03-31 15:34:59 +02:00
# define EXTI_SWIER_SWIER16 EXTI_SWIER_SWIER16_Msk /*!< Software Interrupt on line 16 */
# define EXTI_SWIER_SWIER17_Pos (17U)
2019-07-22 02:29:14 +02:00
# define EXTI_SWIER_SWIER17_Msk (0x1UL << EXTI_SWIER_SWIER17_Pos) /*!< 0x00020000 */
2018-03-31 15:34:59 +02:00
# define EXTI_SWIER_SWIER17 EXTI_SWIER_SWIER17_Msk /*!< Software Interrupt on line 17 */
# define EXTI_SWIER_SWIER18_Pos (18U)
2019-07-22 02:29:14 +02:00
# define EXTI_SWIER_SWIER18_Msk (0x1UL << EXTI_SWIER_SWIER18_Pos) /*!< 0x00040000 */
2018-03-31 15:34:59 +02:00
# define EXTI_SWIER_SWIER18 EXTI_SWIER_SWIER18_Msk /*!< Software Interrupt on line 18 */
/* References Defines */
# define EXTI_SWIER_SWI0 EXTI_SWIER_SWIER0
# define EXTI_SWIER_SWI1 EXTI_SWIER_SWIER1
# define EXTI_SWIER_SWI2 EXTI_SWIER_SWIER2
# define EXTI_SWIER_SWI3 EXTI_SWIER_SWIER3
# define EXTI_SWIER_SWI4 EXTI_SWIER_SWIER4
# define EXTI_SWIER_SWI5 EXTI_SWIER_SWIER5
# define EXTI_SWIER_SWI6 EXTI_SWIER_SWIER6
# define EXTI_SWIER_SWI7 EXTI_SWIER_SWIER7
# define EXTI_SWIER_SWI8 EXTI_SWIER_SWIER8
# define EXTI_SWIER_SWI9 EXTI_SWIER_SWIER9
# define EXTI_SWIER_SWI10 EXTI_SWIER_SWIER10
# define EXTI_SWIER_SWI11 EXTI_SWIER_SWIER11
# define EXTI_SWIER_SWI12 EXTI_SWIER_SWIER12
# define EXTI_SWIER_SWI13 EXTI_SWIER_SWIER13
# define EXTI_SWIER_SWI14 EXTI_SWIER_SWIER14
# define EXTI_SWIER_SWI15 EXTI_SWIER_SWIER15
# define EXTI_SWIER_SWI16 EXTI_SWIER_SWIER16
# define EXTI_SWIER_SWI17 EXTI_SWIER_SWIER17
# define EXTI_SWIER_SWI18 EXTI_SWIER_SWIER18
/******************* Bit definition for EXTI_PR register ********************/
# define EXTI_PR_PR0_Pos (0U)
2019-07-22 02:29:14 +02:00
# define EXTI_PR_PR0_Msk (0x1UL << EXTI_PR_PR0_Pos) /*!< 0x00000001 */
2018-03-31 15:34:59 +02:00
# define EXTI_PR_PR0 EXTI_PR_PR0_Msk /*!< Pending bit for line 0 */
# define EXTI_PR_PR1_Pos (1U)
2019-07-22 02:29:14 +02:00
# define EXTI_PR_PR1_Msk (0x1UL << EXTI_PR_PR1_Pos) /*!< 0x00000002 */
2018-03-31 15:34:59 +02:00
# define EXTI_PR_PR1 EXTI_PR_PR1_Msk /*!< Pending bit for line 1 */
# define EXTI_PR_PR2_Pos (2U)
2019-07-22 02:29:14 +02:00
# define EXTI_PR_PR2_Msk (0x1UL << EXTI_PR_PR2_Pos) /*!< 0x00000004 */
2018-03-31 15:34:59 +02:00
# define EXTI_PR_PR2 EXTI_PR_PR2_Msk /*!< Pending bit for line 2 */
# define EXTI_PR_PR3_Pos (3U)
2019-07-22 02:29:14 +02:00
# define EXTI_PR_PR3_Msk (0x1UL << EXTI_PR_PR3_Pos) /*!< 0x00000008 */
2018-03-31 15:34:59 +02:00
# define EXTI_PR_PR3 EXTI_PR_PR3_Msk /*!< Pending bit for line 3 */
# define EXTI_PR_PR4_Pos (4U)
2019-07-22 02:29:14 +02:00
# define EXTI_PR_PR4_Msk (0x1UL << EXTI_PR_PR4_Pos) /*!< 0x00000010 */
2018-03-31 15:34:59 +02:00
# define EXTI_PR_PR4 EXTI_PR_PR4_Msk /*!< Pending bit for line 4 */
# define EXTI_PR_PR5_Pos (5U)
2019-07-22 02:29:14 +02:00
# define EXTI_PR_PR5_Msk (0x1UL << EXTI_PR_PR5_Pos) /*!< 0x00000020 */
2018-03-31 15:34:59 +02:00
# define EXTI_PR_PR5 EXTI_PR_PR5_Msk /*!< Pending bit for line 5 */
# define EXTI_PR_PR6_Pos (6U)
2019-07-22 02:29:14 +02:00
# define EXTI_PR_PR6_Msk (0x1UL << EXTI_PR_PR6_Pos) /*!< 0x00000040 */
2018-03-31 15:34:59 +02:00
# define EXTI_PR_PR6 EXTI_PR_PR6_Msk /*!< Pending bit for line 6 */
# define EXTI_PR_PR7_Pos (7U)
2019-07-22 02:29:14 +02:00
# define EXTI_PR_PR7_Msk (0x1UL << EXTI_PR_PR7_Pos) /*!< 0x00000080 */
2018-03-31 15:34:59 +02:00
# define EXTI_PR_PR7 EXTI_PR_PR7_Msk /*!< Pending bit for line 7 */
# define EXTI_PR_PR8_Pos (8U)
2019-07-22 02:29:14 +02:00
# define EXTI_PR_PR8_Msk (0x1UL << EXTI_PR_PR8_Pos) /*!< 0x00000100 */
2018-03-31 15:34:59 +02:00
# define EXTI_PR_PR8 EXTI_PR_PR8_Msk /*!< Pending bit for line 8 */
# define EXTI_PR_PR9_Pos (9U)
2019-07-22 02:29:14 +02:00
# define EXTI_PR_PR9_Msk (0x1UL << EXTI_PR_PR9_Pos) /*!< 0x00000200 */
2018-03-31 15:34:59 +02:00
# define EXTI_PR_PR9 EXTI_PR_PR9_Msk /*!< Pending bit for line 9 */
# define EXTI_PR_PR10_Pos (10U)
2019-07-22 02:29:14 +02:00
# define EXTI_PR_PR10_Msk (0x1UL << EXTI_PR_PR10_Pos) /*!< 0x00000400 */
2018-03-31 15:34:59 +02:00
# define EXTI_PR_PR10 EXTI_PR_PR10_Msk /*!< Pending bit for line 10 */
# define EXTI_PR_PR11_Pos (11U)
2019-07-22 02:29:14 +02:00
# define EXTI_PR_PR11_Msk (0x1UL << EXTI_PR_PR11_Pos) /*!< 0x00000800 */
2018-03-31 15:34:59 +02:00
# define EXTI_PR_PR11 EXTI_PR_PR11_Msk /*!< Pending bit for line 11 */
# define EXTI_PR_PR12_Pos (12U)
2019-07-22 02:29:14 +02:00
# define EXTI_PR_PR12_Msk (0x1UL << EXTI_PR_PR12_Pos) /*!< 0x00001000 */
2018-03-31 15:34:59 +02:00
# define EXTI_PR_PR12 EXTI_PR_PR12_Msk /*!< Pending bit for line 12 */
# define EXTI_PR_PR13_Pos (13U)
2019-07-22 02:29:14 +02:00
# define EXTI_PR_PR13_Msk (0x1UL << EXTI_PR_PR13_Pos) /*!< 0x00002000 */
2018-03-31 15:34:59 +02:00
# define EXTI_PR_PR13 EXTI_PR_PR13_Msk /*!< Pending bit for line 13 */
# define EXTI_PR_PR14_Pos (14U)
2019-07-22 02:29:14 +02:00
# define EXTI_PR_PR14_Msk (0x1UL << EXTI_PR_PR14_Pos) /*!< 0x00004000 */
2018-03-31 15:34:59 +02:00
# define EXTI_PR_PR14 EXTI_PR_PR14_Msk /*!< Pending bit for line 14 */
# define EXTI_PR_PR15_Pos (15U)
2019-07-22 02:29:14 +02:00
# define EXTI_PR_PR15_Msk (0x1UL << EXTI_PR_PR15_Pos) /*!< 0x00008000 */
2018-03-31 15:34:59 +02:00
# define EXTI_PR_PR15 EXTI_PR_PR15_Msk /*!< Pending bit for line 15 */
# define EXTI_PR_PR16_Pos (16U)
2019-07-22 02:29:14 +02:00
# define EXTI_PR_PR16_Msk (0x1UL << EXTI_PR_PR16_Pos) /*!< 0x00010000 */
2018-03-31 15:34:59 +02:00
# define EXTI_PR_PR16 EXTI_PR_PR16_Msk /*!< Pending bit for line 16 */
# define EXTI_PR_PR17_Pos (17U)
2019-07-22 02:29:14 +02:00
# define EXTI_PR_PR17_Msk (0x1UL << EXTI_PR_PR17_Pos) /*!< 0x00020000 */
2018-03-31 15:34:59 +02:00
# define EXTI_PR_PR17 EXTI_PR_PR17_Msk /*!< Pending bit for line 17 */
# define EXTI_PR_PR18_Pos (18U)
2019-07-22 02:29:14 +02:00
# define EXTI_PR_PR18_Msk (0x1UL << EXTI_PR_PR18_Pos) /*!< 0x00040000 */
2018-03-31 15:34:59 +02:00
# define EXTI_PR_PR18 EXTI_PR_PR18_Msk /*!< Pending bit for line 18 */
/* References Defines */
# define EXTI_PR_PIF0 EXTI_PR_PR0
# define EXTI_PR_PIF1 EXTI_PR_PR1
# define EXTI_PR_PIF2 EXTI_PR_PR2
# define EXTI_PR_PIF3 EXTI_PR_PR3
# define EXTI_PR_PIF4 EXTI_PR_PR4
# define EXTI_PR_PIF5 EXTI_PR_PR5
# define EXTI_PR_PIF6 EXTI_PR_PR6
# define EXTI_PR_PIF7 EXTI_PR_PR7
# define EXTI_PR_PIF8 EXTI_PR_PR8
# define EXTI_PR_PIF9 EXTI_PR_PR9
# define EXTI_PR_PIF10 EXTI_PR_PR10
# define EXTI_PR_PIF11 EXTI_PR_PR11
# define EXTI_PR_PIF12 EXTI_PR_PR12
# define EXTI_PR_PIF13 EXTI_PR_PR13
# define EXTI_PR_PIF14 EXTI_PR_PR14
# define EXTI_PR_PIF15 EXTI_PR_PR15
# define EXTI_PR_PIF16 EXTI_PR_PR16
# define EXTI_PR_PIF17 EXTI_PR_PR17
# define EXTI_PR_PIF18 EXTI_PR_PR18
/******************************************************************************/
/* */
/* DMA Controller */
/* */
/******************************************************************************/
/******************* Bit definition for DMA_ISR register ********************/
# define DMA_ISR_GIF1_Pos (0U)
2019-07-22 02:29:14 +02:00
# define DMA_ISR_GIF1_Msk (0x1UL << DMA_ISR_GIF1_Pos) /*!< 0x00000001 */
2018-03-31 15:34:59 +02:00
# define DMA_ISR_GIF1 DMA_ISR_GIF1_Msk /*!< Channel 1 Global interrupt flag */
# define DMA_ISR_TCIF1_Pos (1U)
2019-07-22 02:29:14 +02:00
# define DMA_ISR_TCIF1_Msk (0x1UL << DMA_ISR_TCIF1_Pos) /*!< 0x00000002 */
2018-03-31 15:34:59 +02:00
# define DMA_ISR_TCIF1 DMA_ISR_TCIF1_Msk /*!< Channel 1 Transfer Complete flag */
# define DMA_ISR_HTIF1_Pos (2U)
2019-07-22 02:29:14 +02:00
# define DMA_ISR_HTIF1_Msk (0x1UL << DMA_ISR_HTIF1_Pos) /*!< 0x00000004 */
2018-03-31 15:34:59 +02:00
# define DMA_ISR_HTIF1 DMA_ISR_HTIF1_Msk /*!< Channel 1 Half Transfer flag */
# define DMA_ISR_TEIF1_Pos (3U)
2019-07-22 02:29:14 +02:00
# define DMA_ISR_TEIF1_Msk (0x1UL << DMA_ISR_TEIF1_Pos) /*!< 0x00000008 */
2018-03-31 15:34:59 +02:00
# define DMA_ISR_TEIF1 DMA_ISR_TEIF1_Msk /*!< Channel 1 Transfer Error flag */
# define DMA_ISR_GIF2_Pos (4U)
2019-07-22 02:29:14 +02:00
# define DMA_ISR_GIF2_Msk (0x1UL << DMA_ISR_GIF2_Pos) /*!< 0x00000010 */
2018-03-31 15:34:59 +02:00
# define DMA_ISR_GIF2 DMA_ISR_GIF2_Msk /*!< Channel 2 Global interrupt flag */
# define DMA_ISR_TCIF2_Pos (5U)
2019-07-22 02:29:14 +02:00
# define DMA_ISR_TCIF2_Msk (0x1UL << DMA_ISR_TCIF2_Pos) /*!< 0x00000020 */
2018-03-31 15:34:59 +02:00
# define DMA_ISR_TCIF2 DMA_ISR_TCIF2_Msk /*!< Channel 2 Transfer Complete flag */
# define DMA_ISR_HTIF2_Pos (6U)
2019-07-22 02:29:14 +02:00
# define DMA_ISR_HTIF2_Msk (0x1UL << DMA_ISR_HTIF2_Pos) /*!< 0x00000040 */
2018-03-31 15:34:59 +02:00
# define DMA_ISR_HTIF2 DMA_ISR_HTIF2_Msk /*!< Channel 2 Half Transfer flag */
# define DMA_ISR_TEIF2_Pos (7U)
2019-07-22 02:29:14 +02:00
# define DMA_ISR_TEIF2_Msk (0x1UL << DMA_ISR_TEIF2_Pos) /*!< 0x00000080 */
2018-03-31 15:34:59 +02:00
# define DMA_ISR_TEIF2 DMA_ISR_TEIF2_Msk /*!< Channel 2 Transfer Error flag */
# define DMA_ISR_GIF3_Pos (8U)
2019-07-22 02:29:14 +02:00
# define DMA_ISR_GIF3_Msk (0x1UL << DMA_ISR_GIF3_Pos) /*!< 0x00000100 */
2018-03-31 15:34:59 +02:00
# define DMA_ISR_GIF3 DMA_ISR_GIF3_Msk /*!< Channel 3 Global interrupt flag */
# define DMA_ISR_TCIF3_Pos (9U)
2019-07-22 02:29:14 +02:00
# define DMA_ISR_TCIF3_Msk (0x1UL << DMA_ISR_TCIF3_Pos) /*!< 0x00000200 */
2018-03-31 15:34:59 +02:00
# define DMA_ISR_TCIF3 DMA_ISR_TCIF3_Msk /*!< Channel 3 Transfer Complete flag */
# define DMA_ISR_HTIF3_Pos (10U)
2019-07-22 02:29:14 +02:00
# define DMA_ISR_HTIF3_Msk (0x1UL << DMA_ISR_HTIF3_Pos) /*!< 0x00000400 */
2018-03-31 15:34:59 +02:00
# define DMA_ISR_HTIF3 DMA_ISR_HTIF3_Msk /*!< Channel 3 Half Transfer flag */
# define DMA_ISR_TEIF3_Pos (11U)
2019-07-22 02:29:14 +02:00
# define DMA_ISR_TEIF3_Msk (0x1UL << DMA_ISR_TEIF3_Pos) /*!< 0x00000800 */
2018-03-31 15:34:59 +02:00
# define DMA_ISR_TEIF3 DMA_ISR_TEIF3_Msk /*!< Channel 3 Transfer Error flag */
# define DMA_ISR_GIF4_Pos (12U)
2019-07-22 02:29:14 +02:00
# define DMA_ISR_GIF4_Msk (0x1UL << DMA_ISR_GIF4_Pos) /*!< 0x00001000 */
2018-03-31 15:34:59 +02:00
# define DMA_ISR_GIF4 DMA_ISR_GIF4_Msk /*!< Channel 4 Global interrupt flag */
# define DMA_ISR_TCIF4_Pos (13U)
2019-07-22 02:29:14 +02:00
# define DMA_ISR_TCIF4_Msk (0x1UL << DMA_ISR_TCIF4_Pos) /*!< 0x00002000 */
2018-03-31 15:34:59 +02:00
# define DMA_ISR_TCIF4 DMA_ISR_TCIF4_Msk /*!< Channel 4 Transfer Complete flag */
# define DMA_ISR_HTIF4_Pos (14U)
2019-07-22 02:29:14 +02:00
# define DMA_ISR_HTIF4_Msk (0x1UL << DMA_ISR_HTIF4_Pos) /*!< 0x00004000 */
2018-03-31 15:34:59 +02:00
# define DMA_ISR_HTIF4 DMA_ISR_HTIF4_Msk /*!< Channel 4 Half Transfer flag */
# define DMA_ISR_TEIF4_Pos (15U)
2019-07-22 02:29:14 +02:00
# define DMA_ISR_TEIF4_Msk (0x1UL << DMA_ISR_TEIF4_Pos) /*!< 0x00008000 */
2018-03-31 15:34:59 +02:00
# define DMA_ISR_TEIF4 DMA_ISR_TEIF4_Msk /*!< Channel 4 Transfer Error flag */
# define DMA_ISR_GIF5_Pos (16U)
2019-07-22 02:29:14 +02:00
# define DMA_ISR_GIF5_Msk (0x1UL << DMA_ISR_GIF5_Pos) /*!< 0x00010000 */
2018-03-31 15:34:59 +02:00
# define DMA_ISR_GIF5 DMA_ISR_GIF5_Msk /*!< Channel 5 Global interrupt flag */
# define DMA_ISR_TCIF5_Pos (17U)
2019-07-22 02:29:14 +02:00
# define DMA_ISR_TCIF5_Msk (0x1UL << DMA_ISR_TCIF5_Pos) /*!< 0x00020000 */
2018-03-31 15:34:59 +02:00
# define DMA_ISR_TCIF5 DMA_ISR_TCIF5_Msk /*!< Channel 5 Transfer Complete flag */
# define DMA_ISR_HTIF5_Pos (18U)
2019-07-22 02:29:14 +02:00
# define DMA_ISR_HTIF5_Msk (0x1UL << DMA_ISR_HTIF5_Pos) /*!< 0x00040000 */
2018-03-31 15:34:59 +02:00
# define DMA_ISR_HTIF5 DMA_ISR_HTIF5_Msk /*!< Channel 5 Half Transfer flag */
# define DMA_ISR_TEIF5_Pos (19U)
2019-07-22 02:29:14 +02:00
# define DMA_ISR_TEIF5_Msk (0x1UL << DMA_ISR_TEIF5_Pos) /*!< 0x00080000 */
2018-03-31 15:34:59 +02:00
# define DMA_ISR_TEIF5 DMA_ISR_TEIF5_Msk /*!< Channel 5 Transfer Error flag */
# define DMA_ISR_GIF6_Pos (20U)
2019-07-22 02:29:14 +02:00
# define DMA_ISR_GIF6_Msk (0x1UL << DMA_ISR_GIF6_Pos) /*!< 0x00100000 */
2018-03-31 15:34:59 +02:00
# define DMA_ISR_GIF6 DMA_ISR_GIF6_Msk /*!< Channel 6 Global interrupt flag */
# define DMA_ISR_TCIF6_Pos (21U)
2019-07-22 02:29:14 +02:00
# define DMA_ISR_TCIF6_Msk (0x1UL << DMA_ISR_TCIF6_Pos) /*!< 0x00200000 */
2018-03-31 15:34:59 +02:00
# define DMA_ISR_TCIF6 DMA_ISR_TCIF6_Msk /*!< Channel 6 Transfer Complete flag */
# define DMA_ISR_HTIF6_Pos (22U)
2019-07-22 02:29:14 +02:00
# define DMA_ISR_HTIF6_Msk (0x1UL << DMA_ISR_HTIF6_Pos) /*!< 0x00400000 */
2018-03-31 15:34:59 +02:00
# define DMA_ISR_HTIF6 DMA_ISR_HTIF6_Msk /*!< Channel 6 Half Transfer flag */
# define DMA_ISR_TEIF6_Pos (23U)
2019-07-22 02:29:14 +02:00
# define DMA_ISR_TEIF6_Msk (0x1UL << DMA_ISR_TEIF6_Pos) /*!< 0x00800000 */
2018-03-31 15:34:59 +02:00
# define DMA_ISR_TEIF6 DMA_ISR_TEIF6_Msk /*!< Channel 6 Transfer Error flag */
# define DMA_ISR_GIF7_Pos (24U)
2019-07-22 02:29:14 +02:00
# define DMA_ISR_GIF7_Msk (0x1UL << DMA_ISR_GIF7_Pos) /*!< 0x01000000 */
2018-03-31 15:34:59 +02:00
# define DMA_ISR_GIF7 DMA_ISR_GIF7_Msk /*!< Channel 7 Global interrupt flag */
# define DMA_ISR_TCIF7_Pos (25U)
2019-07-22 02:29:14 +02:00
# define DMA_ISR_TCIF7_Msk (0x1UL << DMA_ISR_TCIF7_Pos) /*!< 0x02000000 */
2018-03-31 15:34:59 +02:00
# define DMA_ISR_TCIF7 DMA_ISR_TCIF7_Msk /*!< Channel 7 Transfer Complete flag */
# define DMA_ISR_HTIF7_Pos (26U)
2019-07-22 02:29:14 +02:00
# define DMA_ISR_HTIF7_Msk (0x1UL << DMA_ISR_HTIF7_Pos) /*!< 0x04000000 */
2018-03-31 15:34:59 +02:00
# define DMA_ISR_HTIF7 DMA_ISR_HTIF7_Msk /*!< Channel 7 Half Transfer flag */
# define DMA_ISR_TEIF7_Pos (27U)
2019-07-22 02:29:14 +02:00
# define DMA_ISR_TEIF7_Msk (0x1UL << DMA_ISR_TEIF7_Pos) /*!< 0x08000000 */
2018-03-31 15:34:59 +02:00
# define DMA_ISR_TEIF7 DMA_ISR_TEIF7_Msk /*!< Channel 7 Transfer Error flag */
/******************* Bit definition for DMA_IFCR register *******************/
# define DMA_IFCR_CGIF1_Pos (0U)
2019-07-22 02:29:14 +02:00
# define DMA_IFCR_CGIF1_Msk (0x1UL << DMA_IFCR_CGIF1_Pos) /*!< 0x00000001 */
2018-03-31 15:34:59 +02:00
# define DMA_IFCR_CGIF1 DMA_IFCR_CGIF1_Msk /*!< Channel 1 Global interrupt clear */
# define DMA_IFCR_CTCIF1_Pos (1U)
2019-07-22 02:29:14 +02:00
# define DMA_IFCR_CTCIF1_Msk (0x1UL << DMA_IFCR_CTCIF1_Pos) /*!< 0x00000002 */
2018-03-31 15:34:59 +02:00
# define DMA_IFCR_CTCIF1 DMA_IFCR_CTCIF1_Msk /*!< Channel 1 Transfer Complete clear */
# define DMA_IFCR_CHTIF1_Pos (2U)
2019-07-22 02:29:14 +02:00
# define DMA_IFCR_CHTIF1_Msk (0x1UL << DMA_IFCR_CHTIF1_Pos) /*!< 0x00000004 */
2018-03-31 15:34:59 +02:00
# define DMA_IFCR_CHTIF1 DMA_IFCR_CHTIF1_Msk /*!< Channel 1 Half Transfer clear */
# define DMA_IFCR_CTEIF1_Pos (3U)
2019-07-22 02:29:14 +02:00
# define DMA_IFCR_CTEIF1_Msk (0x1UL << DMA_IFCR_CTEIF1_Pos) /*!< 0x00000008 */
2018-03-31 15:34:59 +02:00
# define DMA_IFCR_CTEIF1 DMA_IFCR_CTEIF1_Msk /*!< Channel 1 Transfer Error clear */
# define DMA_IFCR_CGIF2_Pos (4U)
2019-07-22 02:29:14 +02:00
# define DMA_IFCR_CGIF2_Msk (0x1UL << DMA_IFCR_CGIF2_Pos) /*!< 0x00000010 */
2018-03-31 15:34:59 +02:00
# define DMA_IFCR_CGIF2 DMA_IFCR_CGIF2_Msk /*!< Channel 2 Global interrupt clear */
# define DMA_IFCR_CTCIF2_Pos (5U)
2019-07-22 02:29:14 +02:00
# define DMA_IFCR_CTCIF2_Msk (0x1UL << DMA_IFCR_CTCIF2_Pos) /*!< 0x00000020 */
2018-03-31 15:34:59 +02:00
# define DMA_IFCR_CTCIF2 DMA_IFCR_CTCIF2_Msk /*!< Channel 2 Transfer Complete clear */
# define DMA_IFCR_CHTIF2_Pos (6U)
2019-07-22 02:29:14 +02:00
# define DMA_IFCR_CHTIF2_Msk (0x1UL << DMA_IFCR_CHTIF2_Pos) /*!< 0x00000040 */
2018-03-31 15:34:59 +02:00
# define DMA_IFCR_CHTIF2 DMA_IFCR_CHTIF2_Msk /*!< Channel 2 Half Transfer clear */
# define DMA_IFCR_CTEIF2_Pos (7U)
2019-07-22 02:29:14 +02:00
# define DMA_IFCR_CTEIF2_Msk (0x1UL << DMA_IFCR_CTEIF2_Pos) /*!< 0x00000080 */
2018-03-31 15:34:59 +02:00
# define DMA_IFCR_CTEIF2 DMA_IFCR_CTEIF2_Msk /*!< Channel 2 Transfer Error clear */
# define DMA_IFCR_CGIF3_Pos (8U)
2019-07-22 02:29:14 +02:00
# define DMA_IFCR_CGIF3_Msk (0x1UL << DMA_IFCR_CGIF3_Pos) /*!< 0x00000100 */
2018-03-31 15:34:59 +02:00
# define DMA_IFCR_CGIF3 DMA_IFCR_CGIF3_Msk /*!< Channel 3 Global interrupt clear */
# define DMA_IFCR_CTCIF3_Pos (9U)
2019-07-22 02:29:14 +02:00
# define DMA_IFCR_CTCIF3_Msk (0x1UL << DMA_IFCR_CTCIF3_Pos) /*!< 0x00000200 */
2018-03-31 15:34:59 +02:00
# define DMA_IFCR_CTCIF3 DMA_IFCR_CTCIF3_Msk /*!< Channel 3 Transfer Complete clear */
# define DMA_IFCR_CHTIF3_Pos (10U)
2019-07-22 02:29:14 +02:00
# define DMA_IFCR_CHTIF3_Msk (0x1UL << DMA_IFCR_CHTIF3_Pos) /*!< 0x00000400 */
2018-03-31 15:34:59 +02:00
# define DMA_IFCR_CHTIF3 DMA_IFCR_CHTIF3_Msk /*!< Channel 3 Half Transfer clear */
# define DMA_IFCR_CTEIF3_Pos (11U)
2019-07-22 02:29:14 +02:00
# define DMA_IFCR_CTEIF3_Msk (0x1UL << DMA_IFCR_CTEIF3_Pos) /*!< 0x00000800 */
2018-03-31 15:34:59 +02:00
# define DMA_IFCR_CTEIF3 DMA_IFCR_CTEIF3_Msk /*!< Channel 3 Transfer Error clear */
# define DMA_IFCR_CGIF4_Pos (12U)
2019-07-22 02:29:14 +02:00
# define DMA_IFCR_CGIF4_Msk (0x1UL << DMA_IFCR_CGIF4_Pos) /*!< 0x00001000 */
2018-03-31 15:34:59 +02:00
# define DMA_IFCR_CGIF4 DMA_IFCR_CGIF4_Msk /*!< Channel 4 Global interrupt clear */
# define DMA_IFCR_CTCIF4_Pos (13U)
2019-07-22 02:29:14 +02:00
# define DMA_IFCR_CTCIF4_Msk (0x1UL << DMA_IFCR_CTCIF4_Pos) /*!< 0x00002000 */
2018-03-31 15:34:59 +02:00
# define DMA_IFCR_CTCIF4 DMA_IFCR_CTCIF4_Msk /*!< Channel 4 Transfer Complete clear */
# define DMA_IFCR_CHTIF4_Pos (14U)
2019-07-22 02:29:14 +02:00
# define DMA_IFCR_CHTIF4_Msk (0x1UL << DMA_IFCR_CHTIF4_Pos) /*!< 0x00004000 */
2018-03-31 15:34:59 +02:00
# define DMA_IFCR_CHTIF4 DMA_IFCR_CHTIF4_Msk /*!< Channel 4 Half Transfer clear */
# define DMA_IFCR_CTEIF4_Pos (15U)
2019-07-22 02:29:14 +02:00
# define DMA_IFCR_CTEIF4_Msk (0x1UL << DMA_IFCR_CTEIF4_Pos) /*!< 0x00008000 */
2018-03-31 15:34:59 +02:00
# define DMA_IFCR_CTEIF4 DMA_IFCR_CTEIF4_Msk /*!< Channel 4 Transfer Error clear */
# define DMA_IFCR_CGIF5_Pos (16U)
2019-07-22 02:29:14 +02:00
# define DMA_IFCR_CGIF5_Msk (0x1UL << DMA_IFCR_CGIF5_Pos) /*!< 0x00010000 */
2018-03-31 15:34:59 +02:00
# define DMA_IFCR_CGIF5 DMA_IFCR_CGIF5_Msk /*!< Channel 5 Global interrupt clear */
# define DMA_IFCR_CTCIF5_Pos (17U)
2019-07-22 02:29:14 +02:00
# define DMA_IFCR_CTCIF5_Msk (0x1UL << DMA_IFCR_CTCIF5_Pos) /*!< 0x00020000 */
2018-03-31 15:34:59 +02:00
# define DMA_IFCR_CTCIF5 DMA_IFCR_CTCIF5_Msk /*!< Channel 5 Transfer Complete clear */
# define DMA_IFCR_CHTIF5_Pos (18U)
2019-07-22 02:29:14 +02:00
# define DMA_IFCR_CHTIF5_Msk (0x1UL << DMA_IFCR_CHTIF5_Pos) /*!< 0x00040000 */
2018-03-31 15:34:59 +02:00
# define DMA_IFCR_CHTIF5 DMA_IFCR_CHTIF5_Msk /*!< Channel 5 Half Transfer clear */
# define DMA_IFCR_CTEIF5_Pos (19U)
2019-07-22 02:29:14 +02:00
# define DMA_IFCR_CTEIF5_Msk (0x1UL << DMA_IFCR_CTEIF5_Pos) /*!< 0x00080000 */
2018-03-31 15:34:59 +02:00
# define DMA_IFCR_CTEIF5 DMA_IFCR_CTEIF5_Msk /*!< Channel 5 Transfer Error clear */
# define DMA_IFCR_CGIF6_Pos (20U)
2019-07-22 02:29:14 +02:00
# define DMA_IFCR_CGIF6_Msk (0x1UL << DMA_IFCR_CGIF6_Pos) /*!< 0x00100000 */
2018-03-31 15:34:59 +02:00
# define DMA_IFCR_CGIF6 DMA_IFCR_CGIF6_Msk /*!< Channel 6 Global interrupt clear */
# define DMA_IFCR_CTCIF6_Pos (21U)
2019-07-22 02:29:14 +02:00
# define DMA_IFCR_CTCIF6_Msk (0x1UL << DMA_IFCR_CTCIF6_Pos) /*!< 0x00200000 */
2018-03-31 15:34:59 +02:00
# define DMA_IFCR_CTCIF6 DMA_IFCR_CTCIF6_Msk /*!< Channel 6 Transfer Complete clear */
# define DMA_IFCR_CHTIF6_Pos (22U)
2019-07-22 02:29:14 +02:00
# define DMA_IFCR_CHTIF6_Msk (0x1UL << DMA_IFCR_CHTIF6_Pos) /*!< 0x00400000 */
2018-03-31 15:34:59 +02:00
# define DMA_IFCR_CHTIF6 DMA_IFCR_CHTIF6_Msk /*!< Channel 6 Half Transfer clear */
# define DMA_IFCR_CTEIF6_Pos (23U)
2019-07-22 02:29:14 +02:00
# define DMA_IFCR_CTEIF6_Msk (0x1UL << DMA_IFCR_CTEIF6_Pos) /*!< 0x00800000 */
2018-03-31 15:34:59 +02:00
# define DMA_IFCR_CTEIF6 DMA_IFCR_CTEIF6_Msk /*!< Channel 6 Transfer Error clear */
# define DMA_IFCR_CGIF7_Pos (24U)
2019-07-22 02:29:14 +02:00
# define DMA_IFCR_CGIF7_Msk (0x1UL << DMA_IFCR_CGIF7_Pos) /*!< 0x01000000 */
2018-03-31 15:34:59 +02:00
# define DMA_IFCR_CGIF7 DMA_IFCR_CGIF7_Msk /*!< Channel 7 Global interrupt clear */
# define DMA_IFCR_CTCIF7_Pos (25U)
2019-07-22 02:29:14 +02:00
# define DMA_IFCR_CTCIF7_Msk (0x1UL << DMA_IFCR_CTCIF7_Pos) /*!< 0x02000000 */
2018-03-31 15:34:59 +02:00
# define DMA_IFCR_CTCIF7 DMA_IFCR_CTCIF7_Msk /*!< Channel 7 Transfer Complete clear */
# define DMA_IFCR_CHTIF7_Pos (26U)
2019-07-22 02:29:14 +02:00
# define DMA_IFCR_CHTIF7_Msk (0x1UL << DMA_IFCR_CHTIF7_Pos) /*!< 0x04000000 */
2018-03-31 15:34:59 +02:00
# define DMA_IFCR_CHTIF7 DMA_IFCR_CHTIF7_Msk /*!< Channel 7 Half Transfer clear */
# define DMA_IFCR_CTEIF7_Pos (27U)
2019-07-22 02:29:14 +02:00
# define DMA_IFCR_CTEIF7_Msk (0x1UL << DMA_IFCR_CTEIF7_Pos) /*!< 0x08000000 */
2018-03-31 15:34:59 +02:00
# define DMA_IFCR_CTEIF7 DMA_IFCR_CTEIF7_Msk /*!< Channel 7 Transfer Error clear */
/******************* Bit definition for DMA_CCR register *******************/
# define DMA_CCR_EN_Pos (0U)
2019-07-22 02:29:14 +02:00
# define DMA_CCR_EN_Msk (0x1UL << DMA_CCR_EN_Pos) /*!< 0x00000001 */
2018-03-31 15:34:59 +02:00
# define DMA_CCR_EN DMA_CCR_EN_Msk /*!< Channel enable */
# define DMA_CCR_TCIE_Pos (1U)
2019-07-22 02:29:14 +02:00
# define DMA_CCR_TCIE_Msk (0x1UL << DMA_CCR_TCIE_Pos) /*!< 0x00000002 */
2018-03-31 15:34:59 +02:00
# define DMA_CCR_TCIE DMA_CCR_TCIE_Msk /*!< Transfer complete interrupt enable */
# define DMA_CCR_HTIE_Pos (2U)
2019-07-22 02:29:14 +02:00
# define DMA_CCR_HTIE_Msk (0x1UL << DMA_CCR_HTIE_Pos) /*!< 0x00000004 */
2018-03-31 15:34:59 +02:00
# define DMA_CCR_HTIE DMA_CCR_HTIE_Msk /*!< Half Transfer interrupt enable */
# define DMA_CCR_TEIE_Pos (3U)
2019-07-22 02:29:14 +02:00
# define DMA_CCR_TEIE_Msk (0x1UL << DMA_CCR_TEIE_Pos) /*!< 0x00000008 */
2018-03-31 15:34:59 +02:00
# define DMA_CCR_TEIE DMA_CCR_TEIE_Msk /*!< Transfer error interrupt enable */
# define DMA_CCR_DIR_Pos (4U)
2019-07-22 02:29:14 +02:00
# define DMA_CCR_DIR_Msk (0x1UL << DMA_CCR_DIR_Pos) /*!< 0x00000010 */
2018-03-31 15:34:59 +02:00
# define DMA_CCR_DIR DMA_CCR_DIR_Msk /*!< Data transfer direction */
# define DMA_CCR_CIRC_Pos (5U)
2019-07-22 02:29:14 +02:00
# define DMA_CCR_CIRC_Msk (0x1UL << DMA_CCR_CIRC_Pos) /*!< 0x00000020 */
2018-03-31 15:34:59 +02:00
# define DMA_CCR_CIRC DMA_CCR_CIRC_Msk /*!< Circular mode */
# define DMA_CCR_PINC_Pos (6U)
2019-07-22 02:29:14 +02:00
# define DMA_CCR_PINC_Msk (0x1UL << DMA_CCR_PINC_Pos) /*!< 0x00000040 */
2018-03-31 15:34:59 +02:00
# define DMA_CCR_PINC DMA_CCR_PINC_Msk /*!< Peripheral increment mode */
# define DMA_CCR_MINC_Pos (7U)
2019-07-22 02:29:14 +02:00
# define DMA_CCR_MINC_Msk (0x1UL << DMA_CCR_MINC_Pos) /*!< 0x00000080 */
2018-03-31 15:34:59 +02:00
# define DMA_CCR_MINC DMA_CCR_MINC_Msk /*!< Memory increment mode */
# define DMA_CCR_PSIZE_Pos (8U)
2019-07-22 02:29:14 +02:00
# define DMA_CCR_PSIZE_Msk (0x3UL << DMA_CCR_PSIZE_Pos) /*!< 0x00000300 */
2018-03-31 15:34:59 +02:00
# define DMA_CCR_PSIZE DMA_CCR_PSIZE_Msk /*!< PSIZE[1:0] bits (Peripheral size) */
2019-07-22 02:29:14 +02:00
# define DMA_CCR_PSIZE_0 (0x1UL << DMA_CCR_PSIZE_Pos) /*!< 0x00000100 */
# define DMA_CCR_PSIZE_1 (0x2UL << DMA_CCR_PSIZE_Pos) /*!< 0x00000200 */
2018-03-31 15:34:59 +02:00
# define DMA_CCR_MSIZE_Pos (10U)
2019-07-22 02:29:14 +02:00
# define DMA_CCR_MSIZE_Msk (0x3UL << DMA_CCR_MSIZE_Pos) /*!< 0x00000C00 */
2018-03-31 15:34:59 +02:00
# define DMA_CCR_MSIZE DMA_CCR_MSIZE_Msk /*!< MSIZE[1:0] bits (Memory size) */
2019-07-22 02:29:14 +02:00
# define DMA_CCR_MSIZE_0 (0x1UL << DMA_CCR_MSIZE_Pos) /*!< 0x00000400 */
# define DMA_CCR_MSIZE_1 (0x2UL << DMA_CCR_MSIZE_Pos) /*!< 0x00000800 */
2018-03-31 15:34:59 +02:00
# define DMA_CCR_PL_Pos (12U)
2019-07-22 02:29:14 +02:00
# define DMA_CCR_PL_Msk (0x3UL << DMA_CCR_PL_Pos) /*!< 0x00003000 */
2018-03-31 15:34:59 +02:00
# define DMA_CCR_PL DMA_CCR_PL_Msk /*!< PL[1:0] bits(Channel Priority level) */
2019-07-22 02:29:14 +02:00
# define DMA_CCR_PL_0 (0x1UL << DMA_CCR_PL_Pos) /*!< 0x00001000 */
# define DMA_CCR_PL_1 (0x2UL << DMA_CCR_PL_Pos) /*!< 0x00002000 */
2018-03-31 15:34:59 +02:00
# define DMA_CCR_MEM2MEM_Pos (14U)
2019-07-22 02:29:14 +02:00
# define DMA_CCR_MEM2MEM_Msk (0x1UL << DMA_CCR_MEM2MEM_Pos) /*!< 0x00004000 */
2018-03-31 15:34:59 +02:00
# define DMA_CCR_MEM2MEM DMA_CCR_MEM2MEM_Msk /*!< Memory to memory mode */
/****************** Bit definition for DMA_CNDTR register ******************/
# define DMA_CNDTR_NDT_Pos (0U)
2019-07-22 02:29:14 +02:00
# define DMA_CNDTR_NDT_Msk (0xFFFFUL << DMA_CNDTR_NDT_Pos) /*!< 0x0000FFFF */
2018-03-31 15:34:59 +02:00
# define DMA_CNDTR_NDT DMA_CNDTR_NDT_Msk /*!< Number of data to Transfer */
/****************** Bit definition for DMA_CPAR register *******************/
# define DMA_CPAR_PA_Pos (0U)
2019-07-22 02:29:14 +02:00
# define DMA_CPAR_PA_Msk (0xFFFFFFFFUL << DMA_CPAR_PA_Pos) /*!< 0xFFFFFFFF */
2018-03-31 15:34:59 +02:00
# define DMA_CPAR_PA DMA_CPAR_PA_Msk /*!< Peripheral Address */
/****************** Bit definition for DMA_CMAR register *******************/
# define DMA_CMAR_MA_Pos (0U)
2019-07-22 02:29:14 +02:00
# define DMA_CMAR_MA_Msk (0xFFFFFFFFUL << DMA_CMAR_MA_Pos) /*!< 0xFFFFFFFF */
2018-03-31 15:34:59 +02:00
# define DMA_CMAR_MA DMA_CMAR_MA_Msk /*!< Memory Address */
/******************************************************************************/
/* */
/* Analog to Digital Converter (ADC) */
/* */
/******************************************************************************/
/*
* @ brief Specific device feature definitions ( not present on all devices in the STM32F1 family )
*/
/* Note: No specific macro feature on this device */
/******************** Bit definition for ADC_SR register ********************/
# define ADC_SR_AWD_Pos (0U)
2019-07-22 02:29:14 +02:00
# define ADC_SR_AWD_Msk (0x1UL << ADC_SR_AWD_Pos) /*!< 0x00000001 */
2018-03-31 15:34:59 +02:00
# define ADC_SR_AWD ADC_SR_AWD_Msk /*!< ADC analog watchdog 1 flag */
# define ADC_SR_EOS_Pos (1U)
2019-07-22 02:29:14 +02:00
# define ADC_SR_EOS_Msk (0x1UL << ADC_SR_EOS_Pos) /*!< 0x00000002 */
2018-03-31 15:34:59 +02:00
# define ADC_SR_EOS ADC_SR_EOS_Msk /*!< ADC group regular end of sequence conversions flag */
# define ADC_SR_JEOS_Pos (2U)
2019-07-22 02:29:14 +02:00
# define ADC_SR_JEOS_Msk (0x1UL << ADC_SR_JEOS_Pos) /*!< 0x00000004 */
2018-03-31 15:34:59 +02:00
# define ADC_SR_JEOS ADC_SR_JEOS_Msk /*!< ADC group injected end of sequence conversions flag */
# define ADC_SR_JSTRT_Pos (3U)
2019-07-22 02:29:14 +02:00
# define ADC_SR_JSTRT_Msk (0x1UL << ADC_SR_JSTRT_Pos) /*!< 0x00000008 */
2018-03-31 15:34:59 +02:00
# define ADC_SR_JSTRT ADC_SR_JSTRT_Msk /*!< ADC group injected conversion start flag */
# define ADC_SR_STRT_Pos (4U)
2019-07-22 02:29:14 +02:00
# define ADC_SR_STRT_Msk (0x1UL << ADC_SR_STRT_Pos) /*!< 0x00000010 */
2018-03-31 15:34:59 +02:00
# define ADC_SR_STRT ADC_SR_STRT_Msk /*!< ADC group regular conversion start flag */
/* Legacy defines */
# define ADC_SR_EOC (ADC_SR_EOS)
# define ADC_SR_JEOC (ADC_SR_JEOS)
/******************* Bit definition for ADC_CR1 register ********************/
# define ADC_CR1_AWDCH_Pos (0U)
2019-07-22 02:29:14 +02:00
# define ADC_CR1_AWDCH_Msk (0x1FUL << ADC_CR1_AWDCH_Pos) /*!< 0x0000001F */
2018-03-31 15:34:59 +02:00
# define ADC_CR1_AWDCH ADC_CR1_AWDCH_Msk /*!< ADC analog watchdog 1 monitored channel selection */
2019-07-22 02:29:14 +02:00
# define ADC_CR1_AWDCH_0 (0x01UL << ADC_CR1_AWDCH_Pos) /*!< 0x00000001 */
# define ADC_CR1_AWDCH_1 (0x02UL << ADC_CR1_AWDCH_Pos) /*!< 0x00000002 */
# define ADC_CR1_AWDCH_2 (0x04UL << ADC_CR1_AWDCH_Pos) /*!< 0x00000004 */
# define ADC_CR1_AWDCH_3 (0x08UL << ADC_CR1_AWDCH_Pos) /*!< 0x00000008 */
# define ADC_CR1_AWDCH_4 (0x10UL << ADC_CR1_AWDCH_Pos) /*!< 0x00000010 */
2018-03-31 15:34:59 +02:00
# define ADC_CR1_EOSIE_Pos (5U)
2019-07-22 02:29:14 +02:00
# define ADC_CR1_EOSIE_Msk (0x1UL << ADC_CR1_EOSIE_Pos) /*!< 0x00000020 */
2018-03-31 15:34:59 +02:00
# define ADC_CR1_EOSIE ADC_CR1_EOSIE_Msk /*!< ADC group regular end of sequence conversions interrupt */
# define ADC_CR1_AWDIE_Pos (6U)
2019-07-22 02:29:14 +02:00
# define ADC_CR1_AWDIE_Msk (0x1UL << ADC_CR1_AWDIE_Pos) /*!< 0x00000040 */
2018-03-31 15:34:59 +02:00
# define ADC_CR1_AWDIE ADC_CR1_AWDIE_Msk /*!< ADC analog watchdog 1 interrupt */
# define ADC_CR1_JEOSIE_Pos (7U)
2019-07-22 02:29:14 +02:00
# define ADC_CR1_JEOSIE_Msk (0x1UL << ADC_CR1_JEOSIE_Pos) /*!< 0x00000080 */
2018-03-31 15:34:59 +02:00
# define ADC_CR1_JEOSIE ADC_CR1_JEOSIE_Msk /*!< ADC group injected end of sequence conversions interrupt */
# define ADC_CR1_SCAN_Pos (8U)
2019-07-22 02:29:14 +02:00
# define ADC_CR1_SCAN_Msk (0x1UL << ADC_CR1_SCAN_Pos) /*!< 0x00000100 */
2018-03-31 15:34:59 +02:00
# define ADC_CR1_SCAN ADC_CR1_SCAN_Msk /*!< ADC scan mode */
# define ADC_CR1_AWDSGL_Pos (9U)
2019-07-22 02:29:14 +02:00
# define ADC_CR1_AWDSGL_Msk (0x1UL << ADC_CR1_AWDSGL_Pos) /*!< 0x00000200 */
2018-03-31 15:34:59 +02:00
# define ADC_CR1_AWDSGL ADC_CR1_AWDSGL_Msk /*!< ADC analog watchdog 1 monitoring a single channel or all channels */
# define ADC_CR1_JAUTO_Pos (10U)
2019-07-22 02:29:14 +02:00
# define ADC_CR1_JAUTO_Msk (0x1UL << ADC_CR1_JAUTO_Pos) /*!< 0x00000400 */
2018-03-31 15:34:59 +02:00
# define ADC_CR1_JAUTO ADC_CR1_JAUTO_Msk /*!< ADC group injected automatic trigger mode */
# define ADC_CR1_DISCEN_Pos (11U)
2019-07-22 02:29:14 +02:00
# define ADC_CR1_DISCEN_Msk (0x1UL << ADC_CR1_DISCEN_Pos) /*!< 0x00000800 */
2018-03-31 15:34:59 +02:00
# define ADC_CR1_DISCEN ADC_CR1_DISCEN_Msk /*!< ADC group regular sequencer discontinuous mode */
# define ADC_CR1_JDISCEN_Pos (12U)
2019-07-22 02:29:14 +02:00
# define ADC_CR1_JDISCEN_Msk (0x1UL << ADC_CR1_JDISCEN_Pos) /*!< 0x00001000 */
2018-03-31 15:34:59 +02:00
# define ADC_CR1_JDISCEN ADC_CR1_JDISCEN_Msk /*!< ADC group injected sequencer discontinuous mode */
# define ADC_CR1_DISCNUM_Pos (13U)
2019-07-22 02:29:14 +02:00
# define ADC_CR1_DISCNUM_Msk (0x7UL << ADC_CR1_DISCNUM_Pos) /*!< 0x0000E000 */
2018-03-31 15:34:59 +02:00
# define ADC_CR1_DISCNUM ADC_CR1_DISCNUM_Msk /*!< ADC group regular sequencer discontinuous number of ranks */
2019-07-22 02:29:14 +02:00
# define ADC_CR1_DISCNUM_0 (0x1UL << ADC_CR1_DISCNUM_Pos) /*!< 0x00002000 */
# define ADC_CR1_DISCNUM_1 (0x2UL << ADC_CR1_DISCNUM_Pos) /*!< 0x00004000 */
# define ADC_CR1_DISCNUM_2 (0x4UL << ADC_CR1_DISCNUM_Pos) /*!< 0x00008000 */
2018-03-31 15:34:59 +02:00
# define ADC_CR1_JAWDEN_Pos (22U)
2019-07-22 02:29:14 +02:00
# define ADC_CR1_JAWDEN_Msk (0x1UL << ADC_CR1_JAWDEN_Pos) /*!< 0x00400000 */
2018-03-31 15:34:59 +02:00
# define ADC_CR1_JAWDEN ADC_CR1_JAWDEN_Msk /*!< ADC analog watchdog 1 enable on scope ADC group injected */
# define ADC_CR1_AWDEN_Pos (23U)
2019-07-22 02:29:14 +02:00
# define ADC_CR1_AWDEN_Msk (0x1UL << ADC_CR1_AWDEN_Pos) /*!< 0x00800000 */
2018-03-31 15:34:59 +02:00
# define ADC_CR1_AWDEN ADC_CR1_AWDEN_Msk /*!< ADC analog watchdog 1 enable on scope ADC group regular */
/* Legacy defines */
# define ADC_CR1_EOCIE (ADC_CR1_EOSIE)
# define ADC_CR1_JEOCIE (ADC_CR1_JEOSIE)
/******************* Bit definition for ADC_CR2 register ********************/
# define ADC_CR2_ADON_Pos (0U)
2019-07-22 02:29:14 +02:00
# define ADC_CR2_ADON_Msk (0x1UL << ADC_CR2_ADON_Pos) /*!< 0x00000001 */
2018-03-31 15:34:59 +02:00
# define ADC_CR2_ADON ADC_CR2_ADON_Msk /*!< ADC enable */
# define ADC_CR2_CONT_Pos (1U)
2019-07-22 02:29:14 +02:00
# define ADC_CR2_CONT_Msk (0x1UL << ADC_CR2_CONT_Pos) /*!< 0x00000002 */
2018-03-31 15:34:59 +02:00
# define ADC_CR2_CONT ADC_CR2_CONT_Msk /*!< ADC group regular continuous conversion mode */
# define ADC_CR2_CAL_Pos (2U)
2019-07-22 02:29:14 +02:00
# define ADC_CR2_CAL_Msk (0x1UL << ADC_CR2_CAL_Pos) /*!< 0x00000004 */
2018-03-31 15:34:59 +02:00
# define ADC_CR2_CAL ADC_CR2_CAL_Msk /*!< ADC calibration start */
# define ADC_CR2_RSTCAL_Pos (3U)
2019-07-22 02:29:14 +02:00
# define ADC_CR2_RSTCAL_Msk (0x1UL << ADC_CR2_RSTCAL_Pos) /*!< 0x00000008 */
2018-03-31 15:34:59 +02:00
# define ADC_CR2_RSTCAL ADC_CR2_RSTCAL_Msk /*!< ADC calibration reset */
# define ADC_CR2_DMA_Pos (8U)
2019-07-22 02:29:14 +02:00
# define ADC_CR2_DMA_Msk (0x1UL << ADC_CR2_DMA_Pos) /*!< 0x00000100 */
2018-03-31 15:34:59 +02:00
# define ADC_CR2_DMA ADC_CR2_DMA_Msk /*!< ADC DMA transfer enable */
# define ADC_CR2_ALIGN_Pos (11U)
2019-07-22 02:29:14 +02:00
# define ADC_CR2_ALIGN_Msk (0x1UL << ADC_CR2_ALIGN_Pos) /*!< 0x00000800 */
2018-03-31 15:34:59 +02:00
# define ADC_CR2_ALIGN ADC_CR2_ALIGN_Msk /*!< ADC data alignement */
# define ADC_CR2_JEXTSEL_Pos (12U)
2019-07-22 02:29:14 +02:00
# define ADC_CR2_JEXTSEL_Msk (0x7UL << ADC_CR2_JEXTSEL_Pos) /*!< 0x00007000 */
2018-03-31 15:34:59 +02:00
# define ADC_CR2_JEXTSEL ADC_CR2_JEXTSEL_Msk /*!< ADC group injected external trigger source */
2019-07-22 02:29:14 +02:00
# define ADC_CR2_JEXTSEL_0 (0x1UL << ADC_CR2_JEXTSEL_Pos) /*!< 0x00001000 */
# define ADC_CR2_JEXTSEL_1 (0x2UL << ADC_CR2_JEXTSEL_Pos) /*!< 0x00002000 */
# define ADC_CR2_JEXTSEL_2 (0x4UL << ADC_CR2_JEXTSEL_Pos) /*!< 0x00004000 */
2018-03-31 15:34:59 +02:00
# define ADC_CR2_JEXTTRIG_Pos (15U)
2019-07-22 02:29:14 +02:00
# define ADC_CR2_JEXTTRIG_Msk (0x1UL << ADC_CR2_JEXTTRIG_Pos) /*!< 0x00008000 */
2018-03-31 15:34:59 +02:00
# define ADC_CR2_JEXTTRIG ADC_CR2_JEXTTRIG_Msk /*!< ADC group injected external trigger enable */
# define ADC_CR2_EXTSEL_Pos (17U)
2019-07-22 02:29:14 +02:00
# define ADC_CR2_EXTSEL_Msk (0x7UL << ADC_CR2_EXTSEL_Pos) /*!< 0x000E0000 */
2018-03-31 15:34:59 +02:00
# define ADC_CR2_EXTSEL ADC_CR2_EXTSEL_Msk /*!< ADC group regular external trigger source */
2019-07-22 02:29:14 +02:00
# define ADC_CR2_EXTSEL_0 (0x1UL << ADC_CR2_EXTSEL_Pos) /*!< 0x00020000 */
# define ADC_CR2_EXTSEL_1 (0x2UL << ADC_CR2_EXTSEL_Pos) /*!< 0x00040000 */
# define ADC_CR2_EXTSEL_2 (0x4UL << ADC_CR2_EXTSEL_Pos) /*!< 0x00080000 */
2018-03-31 15:34:59 +02:00
# define ADC_CR2_EXTTRIG_Pos (20U)
2019-07-22 02:29:14 +02:00
# define ADC_CR2_EXTTRIG_Msk (0x1UL << ADC_CR2_EXTTRIG_Pos) /*!< 0x00100000 */
2018-03-31 15:34:59 +02:00
# define ADC_CR2_EXTTRIG ADC_CR2_EXTTRIG_Msk /*!< ADC group regular external trigger enable */
# define ADC_CR2_JSWSTART_Pos (21U)
2019-07-22 02:29:14 +02:00
# define ADC_CR2_JSWSTART_Msk (0x1UL << ADC_CR2_JSWSTART_Pos) /*!< 0x00200000 */
2018-03-31 15:34:59 +02:00
# define ADC_CR2_JSWSTART ADC_CR2_JSWSTART_Msk /*!< ADC group injected conversion start */
# define ADC_CR2_SWSTART_Pos (22U)
2019-07-22 02:29:14 +02:00
# define ADC_CR2_SWSTART_Msk (0x1UL << ADC_CR2_SWSTART_Pos) /*!< 0x00400000 */
2018-03-31 15:34:59 +02:00
# define ADC_CR2_SWSTART ADC_CR2_SWSTART_Msk /*!< ADC group regular conversion start */
# define ADC_CR2_TSVREFE_Pos (23U)
2019-07-22 02:29:14 +02:00
# define ADC_CR2_TSVREFE_Msk (0x1UL << ADC_CR2_TSVREFE_Pos) /*!< 0x00800000 */
2018-03-31 15:34:59 +02:00
# define ADC_CR2_TSVREFE ADC_CR2_TSVREFE_Msk /*!< ADC internal path to VrefInt and temperature sensor enable */
/****************** Bit definition for ADC_SMPR1 register *******************/
# define ADC_SMPR1_SMP10_Pos (0U)
2019-07-22 02:29:14 +02:00
# define ADC_SMPR1_SMP10_Msk (0x7UL << ADC_SMPR1_SMP10_Pos) /*!< 0x00000007 */
2018-03-31 15:34:59 +02:00
# define ADC_SMPR1_SMP10 ADC_SMPR1_SMP10_Msk /*!< ADC channel 10 sampling time selection */
2019-07-22 02:29:14 +02:00
# define ADC_SMPR1_SMP10_0 (0x1UL << ADC_SMPR1_SMP10_Pos) /*!< 0x00000001 */
# define ADC_SMPR1_SMP10_1 (0x2UL << ADC_SMPR1_SMP10_Pos) /*!< 0x00000002 */
# define ADC_SMPR1_SMP10_2 (0x4UL << ADC_SMPR1_SMP10_Pos) /*!< 0x00000004 */
2018-03-31 15:34:59 +02:00
# define ADC_SMPR1_SMP11_Pos (3U)
2019-07-22 02:29:14 +02:00
# define ADC_SMPR1_SMP11_Msk (0x7UL << ADC_SMPR1_SMP11_Pos) /*!< 0x00000038 */
2018-03-31 15:34:59 +02:00
# define ADC_SMPR1_SMP11 ADC_SMPR1_SMP11_Msk /*!< ADC channel 11 sampling time selection */
2019-07-22 02:29:14 +02:00
# define ADC_SMPR1_SMP11_0 (0x1UL << ADC_SMPR1_SMP11_Pos) /*!< 0x00000008 */
# define ADC_SMPR1_SMP11_1 (0x2UL << ADC_SMPR1_SMP11_Pos) /*!< 0x00000010 */
# define ADC_SMPR1_SMP11_2 (0x4UL << ADC_SMPR1_SMP11_Pos) /*!< 0x00000020 */
2018-03-31 15:34:59 +02:00
# define ADC_SMPR1_SMP12_Pos (6U)
2019-07-22 02:29:14 +02:00
# define ADC_SMPR1_SMP12_Msk (0x7UL << ADC_SMPR1_SMP12_Pos) /*!< 0x000001C0 */
2018-03-31 15:34:59 +02:00
# define ADC_SMPR1_SMP12 ADC_SMPR1_SMP12_Msk /*!< ADC channel 12 sampling time selection */
2019-07-22 02:29:14 +02:00
# define ADC_SMPR1_SMP12_0 (0x1UL << ADC_SMPR1_SMP12_Pos) /*!< 0x00000040 */
# define ADC_SMPR1_SMP12_1 (0x2UL << ADC_SMPR1_SMP12_Pos) /*!< 0x00000080 */
# define ADC_SMPR1_SMP12_2 (0x4UL << ADC_SMPR1_SMP12_Pos) /*!< 0x00000100 */
2018-03-31 15:34:59 +02:00
# define ADC_SMPR1_SMP13_Pos (9U)
2019-07-22 02:29:14 +02:00
# define ADC_SMPR1_SMP13_Msk (0x7UL << ADC_SMPR1_SMP13_Pos) /*!< 0x00000E00 */
2018-03-31 15:34:59 +02:00
# define ADC_SMPR1_SMP13 ADC_SMPR1_SMP13_Msk /*!< ADC channel 13 sampling time selection */
2019-07-22 02:29:14 +02:00
# define ADC_SMPR1_SMP13_0 (0x1UL << ADC_SMPR1_SMP13_Pos) /*!< 0x00000200 */
# define ADC_SMPR1_SMP13_1 (0x2UL << ADC_SMPR1_SMP13_Pos) /*!< 0x00000400 */
# define ADC_SMPR1_SMP13_2 (0x4UL << ADC_SMPR1_SMP13_Pos) /*!< 0x00000800 */
2018-03-31 15:34:59 +02:00
# define ADC_SMPR1_SMP14_Pos (12U)
2019-07-22 02:29:14 +02:00
# define ADC_SMPR1_SMP14_Msk (0x7UL << ADC_SMPR1_SMP14_Pos) /*!< 0x00007000 */
2018-03-31 15:34:59 +02:00
# define ADC_SMPR1_SMP14 ADC_SMPR1_SMP14_Msk /*!< ADC channel 14 sampling time selection */
2019-07-22 02:29:14 +02:00
# define ADC_SMPR1_SMP14_0 (0x1UL << ADC_SMPR1_SMP14_Pos) /*!< 0x00001000 */
# define ADC_SMPR1_SMP14_1 (0x2UL << ADC_SMPR1_SMP14_Pos) /*!< 0x00002000 */
# define ADC_SMPR1_SMP14_2 (0x4UL << ADC_SMPR1_SMP14_Pos) /*!< 0x00004000 */
2018-03-31 15:34:59 +02:00
# define ADC_SMPR1_SMP15_Pos (15U)
2019-07-22 02:29:14 +02:00
# define ADC_SMPR1_SMP15_Msk (0x7UL << ADC_SMPR1_SMP15_Pos) /*!< 0x00038000 */
2018-03-31 15:34:59 +02:00
# define ADC_SMPR1_SMP15 ADC_SMPR1_SMP15_Msk /*!< ADC channel 15 sampling time selection */
2019-07-22 02:29:14 +02:00
# define ADC_SMPR1_SMP15_0 (0x1UL << ADC_SMPR1_SMP15_Pos) /*!< 0x00008000 */
# define ADC_SMPR1_SMP15_1 (0x2UL << ADC_SMPR1_SMP15_Pos) /*!< 0x00010000 */
# define ADC_SMPR1_SMP15_2 (0x4UL << ADC_SMPR1_SMP15_Pos) /*!< 0x00020000 */
2018-03-31 15:34:59 +02:00
# define ADC_SMPR1_SMP16_Pos (18U)
2019-07-22 02:29:14 +02:00
# define ADC_SMPR1_SMP16_Msk (0x7UL << ADC_SMPR1_SMP16_Pos) /*!< 0x001C0000 */
2018-03-31 15:34:59 +02:00
# define ADC_SMPR1_SMP16 ADC_SMPR1_SMP16_Msk /*!< ADC channel 16 sampling time selection */
2019-07-22 02:29:14 +02:00
# define ADC_SMPR1_SMP16_0 (0x1UL << ADC_SMPR1_SMP16_Pos) /*!< 0x00040000 */
# define ADC_SMPR1_SMP16_1 (0x2UL << ADC_SMPR1_SMP16_Pos) /*!< 0x00080000 */
# define ADC_SMPR1_SMP16_2 (0x4UL << ADC_SMPR1_SMP16_Pos) /*!< 0x00100000 */
2018-03-31 15:34:59 +02:00
# define ADC_SMPR1_SMP17_Pos (21U)
2019-07-22 02:29:14 +02:00
# define ADC_SMPR1_SMP17_Msk (0x7UL << ADC_SMPR1_SMP17_Pos) /*!< 0x00E00000 */
2018-03-31 15:34:59 +02:00
# define ADC_SMPR1_SMP17 ADC_SMPR1_SMP17_Msk /*!< ADC channel 17 sampling time selection */
2019-07-22 02:29:14 +02:00
# define ADC_SMPR1_SMP17_0 (0x1UL << ADC_SMPR1_SMP17_Pos) /*!< 0x00200000 */
# define ADC_SMPR1_SMP17_1 (0x2UL << ADC_SMPR1_SMP17_Pos) /*!< 0x00400000 */
# define ADC_SMPR1_SMP17_2 (0x4UL << ADC_SMPR1_SMP17_Pos) /*!< 0x00800000 */
2018-03-31 15:34:59 +02:00
/****************** Bit definition for ADC_SMPR2 register *******************/
# define ADC_SMPR2_SMP0_Pos (0U)
2019-07-22 02:29:14 +02:00
# define ADC_SMPR2_SMP0_Msk (0x7UL << ADC_SMPR2_SMP0_Pos) /*!< 0x00000007 */
2018-03-31 15:34:59 +02:00
# define ADC_SMPR2_SMP0 ADC_SMPR2_SMP0_Msk /*!< ADC channel 0 sampling time selection */
2019-07-22 02:29:14 +02:00
# define ADC_SMPR2_SMP0_0 (0x1UL << ADC_SMPR2_SMP0_Pos) /*!< 0x00000001 */
# define ADC_SMPR2_SMP0_1 (0x2UL << ADC_SMPR2_SMP0_Pos) /*!< 0x00000002 */
# define ADC_SMPR2_SMP0_2 (0x4UL << ADC_SMPR2_SMP0_Pos) /*!< 0x00000004 */
2018-03-31 15:34:59 +02:00
# define ADC_SMPR2_SMP1_Pos (3U)
2019-07-22 02:29:14 +02:00
# define ADC_SMPR2_SMP1_Msk (0x7UL << ADC_SMPR2_SMP1_Pos) /*!< 0x00000038 */
2018-03-31 15:34:59 +02:00
# define ADC_SMPR2_SMP1 ADC_SMPR2_SMP1_Msk /*!< ADC channel 1 sampling time selection */
2019-07-22 02:29:14 +02:00
# define ADC_SMPR2_SMP1_0 (0x1UL << ADC_SMPR2_SMP1_Pos) /*!< 0x00000008 */
# define ADC_SMPR2_SMP1_1 (0x2UL << ADC_SMPR2_SMP1_Pos) /*!< 0x00000010 */
# define ADC_SMPR2_SMP1_2 (0x4UL << ADC_SMPR2_SMP1_Pos) /*!< 0x00000020 */
2018-03-31 15:34:59 +02:00
# define ADC_SMPR2_SMP2_Pos (6U)
2019-07-22 02:29:14 +02:00
# define ADC_SMPR2_SMP2_Msk (0x7UL << ADC_SMPR2_SMP2_Pos) /*!< 0x000001C0 */
2018-03-31 15:34:59 +02:00
# define ADC_SMPR2_SMP2 ADC_SMPR2_SMP2_Msk /*!< ADC channel 2 sampling time selection */
2019-07-22 02:29:14 +02:00
# define ADC_SMPR2_SMP2_0 (0x1UL << ADC_SMPR2_SMP2_Pos) /*!< 0x00000040 */
# define ADC_SMPR2_SMP2_1 (0x2UL << ADC_SMPR2_SMP2_Pos) /*!< 0x00000080 */
# define ADC_SMPR2_SMP2_2 (0x4UL << ADC_SMPR2_SMP2_Pos) /*!< 0x00000100 */
2018-03-31 15:34:59 +02:00
# define ADC_SMPR2_SMP3_Pos (9U)
2019-07-22 02:29:14 +02:00
# define ADC_SMPR2_SMP3_Msk (0x7UL << ADC_SMPR2_SMP3_Pos) /*!< 0x00000E00 */
2018-03-31 15:34:59 +02:00
# define ADC_SMPR2_SMP3 ADC_SMPR2_SMP3_Msk /*!< ADC channel 3 sampling time selection */
2019-07-22 02:29:14 +02:00
# define ADC_SMPR2_SMP3_0 (0x1UL << ADC_SMPR2_SMP3_Pos) /*!< 0x00000200 */
# define ADC_SMPR2_SMP3_1 (0x2UL << ADC_SMPR2_SMP3_Pos) /*!< 0x00000400 */
# define ADC_SMPR2_SMP3_2 (0x4UL << ADC_SMPR2_SMP3_Pos) /*!< 0x00000800 */
2018-03-31 15:34:59 +02:00
# define ADC_SMPR2_SMP4_Pos (12U)
2019-07-22 02:29:14 +02:00
# define ADC_SMPR2_SMP4_Msk (0x7UL << ADC_SMPR2_SMP4_Pos) /*!< 0x00007000 */
2018-03-31 15:34:59 +02:00
# define ADC_SMPR2_SMP4 ADC_SMPR2_SMP4_Msk /*!< ADC channel 4 sampling time selection */
2019-07-22 02:29:14 +02:00
# define ADC_SMPR2_SMP4_0 (0x1UL << ADC_SMPR2_SMP4_Pos) /*!< 0x00001000 */
# define ADC_SMPR2_SMP4_1 (0x2UL << ADC_SMPR2_SMP4_Pos) /*!< 0x00002000 */
# define ADC_SMPR2_SMP4_2 (0x4UL << ADC_SMPR2_SMP4_Pos) /*!< 0x00004000 */
2018-03-31 15:34:59 +02:00
# define ADC_SMPR2_SMP5_Pos (15U)
2019-07-22 02:29:14 +02:00
# define ADC_SMPR2_SMP5_Msk (0x7UL << ADC_SMPR2_SMP5_Pos) /*!< 0x00038000 */
2018-03-31 15:34:59 +02:00
# define ADC_SMPR2_SMP5 ADC_SMPR2_SMP5_Msk /*!< ADC channel 5 sampling time selection */
2019-07-22 02:29:14 +02:00
# define ADC_SMPR2_SMP5_0 (0x1UL << ADC_SMPR2_SMP5_Pos) /*!< 0x00008000 */
# define ADC_SMPR2_SMP5_1 (0x2UL << ADC_SMPR2_SMP5_Pos) /*!< 0x00010000 */
# define ADC_SMPR2_SMP5_2 (0x4UL << ADC_SMPR2_SMP5_Pos) /*!< 0x00020000 */
2018-03-31 15:34:59 +02:00
# define ADC_SMPR2_SMP6_Pos (18U)
2019-07-22 02:29:14 +02:00
# define ADC_SMPR2_SMP6_Msk (0x7UL << ADC_SMPR2_SMP6_Pos) /*!< 0x001C0000 */
2018-03-31 15:34:59 +02:00
# define ADC_SMPR2_SMP6 ADC_SMPR2_SMP6_Msk /*!< ADC channel 6 sampling time selection */
2019-07-22 02:29:14 +02:00
# define ADC_SMPR2_SMP6_0 (0x1UL << ADC_SMPR2_SMP6_Pos) /*!< 0x00040000 */
# define ADC_SMPR2_SMP6_1 (0x2UL << ADC_SMPR2_SMP6_Pos) /*!< 0x00080000 */
# define ADC_SMPR2_SMP6_2 (0x4UL << ADC_SMPR2_SMP6_Pos) /*!< 0x00100000 */
2018-03-31 15:34:59 +02:00
# define ADC_SMPR2_SMP7_Pos (21U)
2019-07-22 02:29:14 +02:00
# define ADC_SMPR2_SMP7_Msk (0x7UL << ADC_SMPR2_SMP7_Pos) /*!< 0x00E00000 */
2018-03-31 15:34:59 +02:00
# define ADC_SMPR2_SMP7 ADC_SMPR2_SMP7_Msk /*!< ADC channel 7 sampling time selection */
2019-07-22 02:29:14 +02:00
# define ADC_SMPR2_SMP7_0 (0x1UL << ADC_SMPR2_SMP7_Pos) /*!< 0x00200000 */
# define ADC_SMPR2_SMP7_1 (0x2UL << ADC_SMPR2_SMP7_Pos) /*!< 0x00400000 */
# define ADC_SMPR2_SMP7_2 (0x4UL << ADC_SMPR2_SMP7_Pos) /*!< 0x00800000 */
2018-03-31 15:34:59 +02:00
# define ADC_SMPR2_SMP8_Pos (24U)
2019-07-22 02:29:14 +02:00
# define ADC_SMPR2_SMP8_Msk (0x7UL << ADC_SMPR2_SMP8_Pos) /*!< 0x07000000 */
2018-03-31 15:34:59 +02:00
# define ADC_SMPR2_SMP8 ADC_SMPR2_SMP8_Msk /*!< ADC channel 8 sampling time selection */
2019-07-22 02:29:14 +02:00
# define ADC_SMPR2_SMP8_0 (0x1UL << ADC_SMPR2_SMP8_Pos) /*!< 0x01000000 */
# define ADC_SMPR2_SMP8_1 (0x2UL << ADC_SMPR2_SMP8_Pos) /*!< 0x02000000 */
# define ADC_SMPR2_SMP8_2 (0x4UL << ADC_SMPR2_SMP8_Pos) /*!< 0x04000000 */
2018-03-31 15:34:59 +02:00
# define ADC_SMPR2_SMP9_Pos (27U)
2019-07-22 02:29:14 +02:00
# define ADC_SMPR2_SMP9_Msk (0x7UL << ADC_SMPR2_SMP9_Pos) /*!< 0x38000000 */
2018-03-31 15:34:59 +02:00
# define ADC_SMPR2_SMP9 ADC_SMPR2_SMP9_Msk /*!< ADC channel 9 sampling time selection */
2019-07-22 02:29:14 +02:00
# define ADC_SMPR2_SMP9_0 (0x1UL << ADC_SMPR2_SMP9_Pos) /*!< 0x08000000 */
# define ADC_SMPR2_SMP9_1 (0x2UL << ADC_SMPR2_SMP9_Pos) /*!< 0x10000000 */
# define ADC_SMPR2_SMP9_2 (0x4UL << ADC_SMPR2_SMP9_Pos) /*!< 0x20000000 */
2018-03-31 15:34:59 +02:00
/****************** Bit definition for ADC_JOFR1 register *******************/
# define ADC_JOFR1_JOFFSET1_Pos (0U)
2019-07-22 02:29:14 +02:00
# define ADC_JOFR1_JOFFSET1_Msk (0xFFFUL << ADC_JOFR1_JOFFSET1_Pos) /*!< 0x00000FFF */
2018-03-31 15:34:59 +02:00
# define ADC_JOFR1_JOFFSET1 ADC_JOFR1_JOFFSET1_Msk /*!< ADC group injected sequencer rank 1 offset value */
/****************** Bit definition for ADC_JOFR2 register *******************/
# define ADC_JOFR2_JOFFSET2_Pos (0U)
2019-07-22 02:29:14 +02:00
# define ADC_JOFR2_JOFFSET2_Msk (0xFFFUL << ADC_JOFR2_JOFFSET2_Pos) /*!< 0x00000FFF */
2018-03-31 15:34:59 +02:00
# define ADC_JOFR2_JOFFSET2 ADC_JOFR2_JOFFSET2_Msk /*!< ADC group injected sequencer rank 2 offset value */
/****************** Bit definition for ADC_JOFR3 register *******************/
# define ADC_JOFR3_JOFFSET3_Pos (0U)
2019-07-22 02:29:14 +02:00
# define ADC_JOFR3_JOFFSET3_Msk (0xFFFUL << ADC_JOFR3_JOFFSET3_Pos) /*!< 0x00000FFF */
2018-03-31 15:34:59 +02:00
# define ADC_JOFR3_JOFFSET3 ADC_JOFR3_JOFFSET3_Msk /*!< ADC group injected sequencer rank 3 offset value */
/****************** Bit definition for ADC_JOFR4 register *******************/
# define ADC_JOFR4_JOFFSET4_Pos (0U)
2019-07-22 02:29:14 +02:00
# define ADC_JOFR4_JOFFSET4_Msk (0xFFFUL << ADC_JOFR4_JOFFSET4_Pos) /*!< 0x00000FFF */
2018-03-31 15:34:59 +02:00
# define ADC_JOFR4_JOFFSET4 ADC_JOFR4_JOFFSET4_Msk /*!< ADC group injected sequencer rank 4 offset value */
/******************* Bit definition for ADC_HTR register ********************/
# define ADC_HTR_HT_Pos (0U)
2019-07-22 02:29:14 +02:00
# define ADC_HTR_HT_Msk (0xFFFUL << ADC_HTR_HT_Pos) /*!< 0x00000FFF */
2018-03-31 15:34:59 +02:00
# define ADC_HTR_HT ADC_HTR_HT_Msk /*!< ADC analog watchdog 1 threshold high */
/******************* Bit definition for ADC_LTR register ********************/
# define ADC_LTR_LT_Pos (0U)
2019-07-22 02:29:14 +02:00
# define ADC_LTR_LT_Msk (0xFFFUL << ADC_LTR_LT_Pos) /*!< 0x00000FFF */
2018-03-31 15:34:59 +02:00
# define ADC_LTR_LT ADC_LTR_LT_Msk /*!< ADC analog watchdog 1 threshold low */
/******************* Bit definition for ADC_SQR1 register *******************/
# define ADC_SQR1_SQ13_Pos (0U)
2019-07-22 02:29:14 +02:00
# define ADC_SQR1_SQ13_Msk (0x1FUL << ADC_SQR1_SQ13_Pos) /*!< 0x0000001F */
2018-03-31 15:34:59 +02:00
# define ADC_SQR1_SQ13 ADC_SQR1_SQ13_Msk /*!< ADC group regular sequencer rank 13 */
2019-07-22 02:29:14 +02:00
# define ADC_SQR1_SQ13_0 (0x01UL << ADC_SQR1_SQ13_Pos) /*!< 0x00000001 */
# define ADC_SQR1_SQ13_1 (0x02UL << ADC_SQR1_SQ13_Pos) /*!< 0x00000002 */
# define ADC_SQR1_SQ13_2 (0x04UL << ADC_SQR1_SQ13_Pos) /*!< 0x00000004 */
# define ADC_SQR1_SQ13_3 (0x08UL << ADC_SQR1_SQ13_Pos) /*!< 0x00000008 */
# define ADC_SQR1_SQ13_4 (0x10UL << ADC_SQR1_SQ13_Pos) /*!< 0x00000010 */
2018-03-31 15:34:59 +02:00
# define ADC_SQR1_SQ14_Pos (5U)
2019-07-22 02:29:14 +02:00
# define ADC_SQR1_SQ14_Msk (0x1FUL << ADC_SQR1_SQ14_Pos) /*!< 0x000003E0 */
2018-03-31 15:34:59 +02:00
# define ADC_SQR1_SQ14 ADC_SQR1_SQ14_Msk /*!< ADC group regular sequencer rank 14 */
2019-07-22 02:29:14 +02:00
# define ADC_SQR1_SQ14_0 (0x01UL << ADC_SQR1_SQ14_Pos) /*!< 0x00000020 */
# define ADC_SQR1_SQ14_1 (0x02UL << ADC_SQR1_SQ14_Pos) /*!< 0x00000040 */
# define ADC_SQR1_SQ14_2 (0x04UL << ADC_SQR1_SQ14_Pos) /*!< 0x00000080 */
# define ADC_SQR1_SQ14_3 (0x08UL << ADC_SQR1_SQ14_Pos) /*!< 0x00000100 */
# define ADC_SQR1_SQ14_4 (0x10UL << ADC_SQR1_SQ14_Pos) /*!< 0x00000200 */
2018-03-31 15:34:59 +02:00
# define ADC_SQR1_SQ15_Pos (10U)
2019-07-22 02:29:14 +02:00
# define ADC_SQR1_SQ15_Msk (0x1FUL << ADC_SQR1_SQ15_Pos) /*!< 0x00007C00 */
2018-03-31 15:34:59 +02:00
# define ADC_SQR1_SQ15 ADC_SQR1_SQ15_Msk /*!< ADC group regular sequencer rank 15 */
2019-07-22 02:29:14 +02:00
# define ADC_SQR1_SQ15_0 (0x01UL << ADC_SQR1_SQ15_Pos) /*!< 0x00000400 */
# define ADC_SQR1_SQ15_1 (0x02UL << ADC_SQR1_SQ15_Pos) /*!< 0x00000800 */
# define ADC_SQR1_SQ15_2 (0x04UL << ADC_SQR1_SQ15_Pos) /*!< 0x00001000 */
# define ADC_SQR1_SQ15_3 (0x08UL << ADC_SQR1_SQ15_Pos) /*!< 0x00002000 */
# define ADC_SQR1_SQ15_4 (0x10UL << ADC_SQR1_SQ15_Pos) /*!< 0x00004000 */
2018-03-31 15:34:59 +02:00
# define ADC_SQR1_SQ16_Pos (15U)
2019-07-22 02:29:14 +02:00
# define ADC_SQR1_SQ16_Msk (0x1FUL << ADC_SQR1_SQ16_Pos) /*!< 0x000F8000 */
2018-03-31 15:34:59 +02:00
# define ADC_SQR1_SQ16 ADC_SQR1_SQ16_Msk /*!< ADC group regular sequencer rank 16 */
2019-07-22 02:29:14 +02:00
# define ADC_SQR1_SQ16_0 (0x01UL << ADC_SQR1_SQ16_Pos) /*!< 0x00008000 */
# define ADC_SQR1_SQ16_1 (0x02UL << ADC_SQR1_SQ16_Pos) /*!< 0x00010000 */
# define ADC_SQR1_SQ16_2 (0x04UL << ADC_SQR1_SQ16_Pos) /*!< 0x00020000 */
# define ADC_SQR1_SQ16_3 (0x08UL << ADC_SQR1_SQ16_Pos) /*!< 0x00040000 */
# define ADC_SQR1_SQ16_4 (0x10UL << ADC_SQR1_SQ16_Pos) /*!< 0x00080000 */
2018-03-31 15:34:59 +02:00
# define ADC_SQR1_L_Pos (20U)
2019-07-22 02:29:14 +02:00
# define ADC_SQR1_L_Msk (0xFUL << ADC_SQR1_L_Pos) /*!< 0x00F00000 */
2018-03-31 15:34:59 +02:00
# define ADC_SQR1_L ADC_SQR1_L_Msk /*!< ADC group regular sequencer scan length */
2019-07-22 02:29:14 +02:00
# define ADC_SQR1_L_0 (0x1UL << ADC_SQR1_L_Pos) /*!< 0x00100000 */
# define ADC_SQR1_L_1 (0x2UL << ADC_SQR1_L_Pos) /*!< 0x00200000 */
# define ADC_SQR1_L_2 (0x4UL << ADC_SQR1_L_Pos) /*!< 0x00400000 */
# define ADC_SQR1_L_3 (0x8UL << ADC_SQR1_L_Pos) /*!< 0x00800000 */
2018-03-31 15:34:59 +02:00
/******************* Bit definition for ADC_SQR2 register *******************/
# define ADC_SQR2_SQ7_Pos (0U)
2019-07-22 02:29:14 +02:00
# define ADC_SQR2_SQ7_Msk (0x1FUL << ADC_SQR2_SQ7_Pos) /*!< 0x0000001F */
2018-03-31 15:34:59 +02:00
# define ADC_SQR2_SQ7 ADC_SQR2_SQ7_Msk /*!< ADC group regular sequencer rank 7 */
2019-07-22 02:29:14 +02:00
# define ADC_SQR2_SQ7_0 (0x01UL << ADC_SQR2_SQ7_Pos) /*!< 0x00000001 */
# define ADC_SQR2_SQ7_1 (0x02UL << ADC_SQR2_SQ7_Pos) /*!< 0x00000002 */
# define ADC_SQR2_SQ7_2 (0x04UL << ADC_SQR2_SQ7_Pos) /*!< 0x00000004 */
# define ADC_SQR2_SQ7_3 (0x08UL << ADC_SQR2_SQ7_Pos) /*!< 0x00000008 */
# define ADC_SQR2_SQ7_4 (0x10UL << ADC_SQR2_SQ7_Pos) /*!< 0x00000010 */
2018-03-31 15:34:59 +02:00
# define ADC_SQR2_SQ8_Pos (5U)
2019-07-22 02:29:14 +02:00
# define ADC_SQR2_SQ8_Msk (0x1FUL << ADC_SQR2_SQ8_Pos) /*!< 0x000003E0 */
2018-03-31 15:34:59 +02:00
# define ADC_SQR2_SQ8 ADC_SQR2_SQ8_Msk /*!< ADC group regular sequencer rank 8 */
2019-07-22 02:29:14 +02:00
# define ADC_SQR2_SQ8_0 (0x01UL << ADC_SQR2_SQ8_Pos) /*!< 0x00000020 */
# define ADC_SQR2_SQ8_1 (0x02UL << ADC_SQR2_SQ8_Pos) /*!< 0x00000040 */
# define ADC_SQR2_SQ8_2 (0x04UL << ADC_SQR2_SQ8_Pos) /*!< 0x00000080 */
# define ADC_SQR2_SQ8_3 (0x08UL << ADC_SQR2_SQ8_Pos) /*!< 0x00000100 */
# define ADC_SQR2_SQ8_4 (0x10UL << ADC_SQR2_SQ8_Pos) /*!< 0x00000200 */
2018-03-31 15:34:59 +02:00
# define ADC_SQR2_SQ9_Pos (10U)
2019-07-22 02:29:14 +02:00
# define ADC_SQR2_SQ9_Msk (0x1FUL << ADC_SQR2_SQ9_Pos) /*!< 0x00007C00 */
2018-03-31 15:34:59 +02:00
# define ADC_SQR2_SQ9 ADC_SQR2_SQ9_Msk /*!< ADC group regular sequencer rank 9 */
2019-07-22 02:29:14 +02:00
# define ADC_SQR2_SQ9_0 (0x01UL << ADC_SQR2_SQ9_Pos) /*!< 0x00000400 */
# define ADC_SQR2_SQ9_1 (0x02UL << ADC_SQR2_SQ9_Pos) /*!< 0x00000800 */
# define ADC_SQR2_SQ9_2 (0x04UL << ADC_SQR2_SQ9_Pos) /*!< 0x00001000 */
# define ADC_SQR2_SQ9_3 (0x08UL << ADC_SQR2_SQ9_Pos) /*!< 0x00002000 */
# define ADC_SQR2_SQ9_4 (0x10UL << ADC_SQR2_SQ9_Pos) /*!< 0x00004000 */
2018-03-31 15:34:59 +02:00
# define ADC_SQR2_SQ10_Pos (15U)
2019-07-22 02:29:14 +02:00
# define ADC_SQR2_SQ10_Msk (0x1FUL << ADC_SQR2_SQ10_Pos) /*!< 0x000F8000 */
2018-03-31 15:34:59 +02:00
# define ADC_SQR2_SQ10 ADC_SQR2_SQ10_Msk /*!< ADC group regular sequencer rank 10 */
2019-07-22 02:29:14 +02:00
# define ADC_SQR2_SQ10_0 (0x01UL << ADC_SQR2_SQ10_Pos) /*!< 0x00008000 */
# define ADC_SQR2_SQ10_1 (0x02UL << ADC_SQR2_SQ10_Pos) /*!< 0x00010000 */
# define ADC_SQR2_SQ10_2 (0x04UL << ADC_SQR2_SQ10_Pos) /*!< 0x00020000 */
# define ADC_SQR2_SQ10_3 (0x08UL << ADC_SQR2_SQ10_Pos) /*!< 0x00040000 */
# define ADC_SQR2_SQ10_4 (0x10UL << ADC_SQR2_SQ10_Pos) /*!< 0x00080000 */
2018-03-31 15:34:59 +02:00
# define ADC_SQR2_SQ11_Pos (20U)
2019-07-22 02:29:14 +02:00
# define ADC_SQR2_SQ11_Msk (0x1FUL << ADC_SQR2_SQ11_Pos) /*!< 0x01F00000 */
2018-03-31 15:34:59 +02:00
# define ADC_SQR2_SQ11 ADC_SQR2_SQ11_Msk /*!< ADC group regular sequencer rank 1 */
2019-07-22 02:29:14 +02:00
# define ADC_SQR2_SQ11_0 (0x01UL << ADC_SQR2_SQ11_Pos) /*!< 0x00100000 */
# define ADC_SQR2_SQ11_1 (0x02UL << ADC_SQR2_SQ11_Pos) /*!< 0x00200000 */
# define ADC_SQR2_SQ11_2 (0x04UL << ADC_SQR2_SQ11_Pos) /*!< 0x00400000 */
# define ADC_SQR2_SQ11_3 (0x08UL << ADC_SQR2_SQ11_Pos) /*!< 0x00800000 */
# define ADC_SQR2_SQ11_4 (0x10UL << ADC_SQR2_SQ11_Pos) /*!< 0x01000000 */
2018-03-31 15:34:59 +02:00
# define ADC_SQR2_SQ12_Pos (25U)
2019-07-22 02:29:14 +02:00
# define ADC_SQR2_SQ12_Msk (0x1FUL << ADC_SQR2_SQ12_Pos) /*!< 0x3E000000 */
2018-03-31 15:34:59 +02:00
# define ADC_SQR2_SQ12 ADC_SQR2_SQ12_Msk /*!< ADC group regular sequencer rank 12 */
2019-07-22 02:29:14 +02:00
# define ADC_SQR2_SQ12_0 (0x01UL << ADC_SQR2_SQ12_Pos) /*!< 0x02000000 */
# define ADC_SQR2_SQ12_1 (0x02UL << ADC_SQR2_SQ12_Pos) /*!< 0x04000000 */
# define ADC_SQR2_SQ12_2 (0x04UL << ADC_SQR2_SQ12_Pos) /*!< 0x08000000 */
# define ADC_SQR2_SQ12_3 (0x08UL << ADC_SQR2_SQ12_Pos) /*!< 0x10000000 */
# define ADC_SQR2_SQ12_4 (0x10UL << ADC_SQR2_SQ12_Pos) /*!< 0x20000000 */
2018-03-31 15:34:59 +02:00
/******************* Bit definition for ADC_SQR3 register *******************/
# define ADC_SQR3_SQ1_Pos (0U)
2019-07-22 02:29:14 +02:00
# define ADC_SQR3_SQ1_Msk (0x1FUL << ADC_SQR3_SQ1_Pos) /*!< 0x0000001F */
2018-03-31 15:34:59 +02:00
# define ADC_SQR3_SQ1 ADC_SQR3_SQ1_Msk /*!< ADC group regular sequencer rank 1 */
2019-07-22 02:29:14 +02:00
# define ADC_SQR3_SQ1_0 (0x01UL << ADC_SQR3_SQ1_Pos) /*!< 0x00000001 */
# define ADC_SQR3_SQ1_1 (0x02UL << ADC_SQR3_SQ1_Pos) /*!< 0x00000002 */
# define ADC_SQR3_SQ1_2 (0x04UL << ADC_SQR3_SQ1_Pos) /*!< 0x00000004 */
# define ADC_SQR3_SQ1_3 (0x08UL << ADC_SQR3_SQ1_Pos) /*!< 0x00000008 */
# define ADC_SQR3_SQ1_4 (0x10UL << ADC_SQR3_SQ1_Pos) /*!< 0x00000010 */
2018-03-31 15:34:59 +02:00
# define ADC_SQR3_SQ2_Pos (5U)
2019-07-22 02:29:14 +02:00
# define ADC_SQR3_SQ2_Msk (0x1FUL << ADC_SQR3_SQ2_Pos) /*!< 0x000003E0 */
2018-03-31 15:34:59 +02:00
# define ADC_SQR3_SQ2 ADC_SQR3_SQ2_Msk /*!< ADC group regular sequencer rank 2 */
2019-07-22 02:29:14 +02:00
# define ADC_SQR3_SQ2_0 (0x01UL << ADC_SQR3_SQ2_Pos) /*!< 0x00000020 */
# define ADC_SQR3_SQ2_1 (0x02UL << ADC_SQR3_SQ2_Pos) /*!< 0x00000040 */
# define ADC_SQR3_SQ2_2 (0x04UL << ADC_SQR3_SQ2_Pos) /*!< 0x00000080 */
# define ADC_SQR3_SQ2_3 (0x08UL << ADC_SQR3_SQ2_Pos) /*!< 0x00000100 */
# define ADC_SQR3_SQ2_4 (0x10UL << ADC_SQR3_SQ2_Pos) /*!< 0x00000200 */
2018-03-31 15:34:59 +02:00
# define ADC_SQR3_SQ3_Pos (10U)
2019-07-22 02:29:14 +02:00
# define ADC_SQR3_SQ3_Msk (0x1FUL << ADC_SQR3_SQ3_Pos) /*!< 0x00007C00 */
2018-03-31 15:34:59 +02:00
# define ADC_SQR3_SQ3 ADC_SQR3_SQ3_Msk /*!< ADC group regular sequencer rank 3 */
2019-07-22 02:29:14 +02:00
# define ADC_SQR3_SQ3_0 (0x01UL << ADC_SQR3_SQ3_Pos) /*!< 0x00000400 */
# define ADC_SQR3_SQ3_1 (0x02UL << ADC_SQR3_SQ3_Pos) /*!< 0x00000800 */
# define ADC_SQR3_SQ3_2 (0x04UL << ADC_SQR3_SQ3_Pos) /*!< 0x00001000 */
# define ADC_SQR3_SQ3_3 (0x08UL << ADC_SQR3_SQ3_Pos) /*!< 0x00002000 */
# define ADC_SQR3_SQ3_4 (0x10UL << ADC_SQR3_SQ3_Pos) /*!< 0x00004000 */
2018-03-31 15:34:59 +02:00
# define ADC_SQR3_SQ4_Pos (15U)
2019-07-22 02:29:14 +02:00
# define ADC_SQR3_SQ4_Msk (0x1FUL << ADC_SQR3_SQ4_Pos) /*!< 0x000F8000 */
2018-03-31 15:34:59 +02:00
# define ADC_SQR3_SQ4 ADC_SQR3_SQ4_Msk /*!< ADC group regular sequencer rank 4 */
2019-07-22 02:29:14 +02:00
# define ADC_SQR3_SQ4_0 (0x01UL << ADC_SQR3_SQ4_Pos) /*!< 0x00008000 */
# define ADC_SQR3_SQ4_1 (0x02UL << ADC_SQR3_SQ4_Pos) /*!< 0x00010000 */
# define ADC_SQR3_SQ4_2 (0x04UL << ADC_SQR3_SQ4_Pos) /*!< 0x00020000 */
# define ADC_SQR3_SQ4_3 (0x08UL << ADC_SQR3_SQ4_Pos) /*!< 0x00040000 */
# define ADC_SQR3_SQ4_4 (0x10UL << ADC_SQR3_SQ4_Pos) /*!< 0x00080000 */
2018-03-31 15:34:59 +02:00
# define ADC_SQR3_SQ5_Pos (20U)
2019-07-22 02:29:14 +02:00
# define ADC_SQR3_SQ5_Msk (0x1FUL << ADC_SQR3_SQ5_Pos) /*!< 0x01F00000 */
2018-03-31 15:34:59 +02:00
# define ADC_SQR3_SQ5 ADC_SQR3_SQ5_Msk /*!< ADC group regular sequencer rank 5 */
2019-07-22 02:29:14 +02:00
# define ADC_SQR3_SQ5_0 (0x01UL << ADC_SQR3_SQ5_Pos) /*!< 0x00100000 */
# define ADC_SQR3_SQ5_1 (0x02UL << ADC_SQR3_SQ5_Pos) /*!< 0x00200000 */
# define ADC_SQR3_SQ5_2 (0x04UL << ADC_SQR3_SQ5_Pos) /*!< 0x00400000 */
# define ADC_SQR3_SQ5_3 (0x08UL << ADC_SQR3_SQ5_Pos) /*!< 0x00800000 */
# define ADC_SQR3_SQ5_4 (0x10UL << ADC_SQR3_SQ5_Pos) /*!< 0x01000000 */
2018-03-31 15:34:59 +02:00
# define ADC_SQR3_SQ6_Pos (25U)
2019-07-22 02:29:14 +02:00
# define ADC_SQR3_SQ6_Msk (0x1FUL << ADC_SQR3_SQ6_Pos) /*!< 0x3E000000 */
2018-03-31 15:34:59 +02:00
# define ADC_SQR3_SQ6 ADC_SQR3_SQ6_Msk /*!< ADC group regular sequencer rank 6 */
2019-07-22 02:29:14 +02:00
# define ADC_SQR3_SQ6_0 (0x01UL << ADC_SQR3_SQ6_Pos) /*!< 0x02000000 */
# define ADC_SQR3_SQ6_1 (0x02UL << ADC_SQR3_SQ6_Pos) /*!< 0x04000000 */
# define ADC_SQR3_SQ6_2 (0x04UL << ADC_SQR3_SQ6_Pos) /*!< 0x08000000 */
# define ADC_SQR3_SQ6_3 (0x08UL << ADC_SQR3_SQ6_Pos) /*!< 0x10000000 */
# define ADC_SQR3_SQ6_4 (0x10UL << ADC_SQR3_SQ6_Pos) /*!< 0x20000000 */
2018-03-31 15:34:59 +02:00
/******************* Bit definition for ADC_JSQR register *******************/
# define ADC_JSQR_JSQ1_Pos (0U)
2019-07-22 02:29:14 +02:00
# define ADC_JSQR_JSQ1_Msk (0x1FUL << ADC_JSQR_JSQ1_Pos) /*!< 0x0000001F */
2018-03-31 15:34:59 +02:00
# define ADC_JSQR_JSQ1 ADC_JSQR_JSQ1_Msk /*!< ADC group injected sequencer rank 1 */
2019-07-22 02:29:14 +02:00
# define ADC_JSQR_JSQ1_0 (0x01UL << ADC_JSQR_JSQ1_Pos) /*!< 0x00000001 */
# define ADC_JSQR_JSQ1_1 (0x02UL << ADC_JSQR_JSQ1_Pos) /*!< 0x00000002 */
# define ADC_JSQR_JSQ1_2 (0x04UL << ADC_JSQR_JSQ1_Pos) /*!< 0x00000004 */
# define ADC_JSQR_JSQ1_3 (0x08UL << ADC_JSQR_JSQ1_Pos) /*!< 0x00000008 */
# define ADC_JSQR_JSQ1_4 (0x10UL << ADC_JSQR_JSQ1_Pos) /*!< 0x00000010 */
2018-03-31 15:34:59 +02:00
# define ADC_JSQR_JSQ2_Pos (5U)
2019-07-22 02:29:14 +02:00
# define ADC_JSQR_JSQ2_Msk (0x1FUL << ADC_JSQR_JSQ2_Pos) /*!< 0x000003E0 */
2018-03-31 15:34:59 +02:00
# define ADC_JSQR_JSQ2 ADC_JSQR_JSQ2_Msk /*!< ADC group injected sequencer rank 2 */
2019-07-22 02:29:14 +02:00
# define ADC_JSQR_JSQ2_0 (0x01UL << ADC_JSQR_JSQ2_Pos) /*!< 0x00000020 */
# define ADC_JSQR_JSQ2_1 (0x02UL << ADC_JSQR_JSQ2_Pos) /*!< 0x00000040 */
# define ADC_JSQR_JSQ2_2 (0x04UL << ADC_JSQR_JSQ2_Pos) /*!< 0x00000080 */
# define ADC_JSQR_JSQ2_3 (0x08UL << ADC_JSQR_JSQ2_Pos) /*!< 0x00000100 */
# define ADC_JSQR_JSQ2_4 (0x10UL << ADC_JSQR_JSQ2_Pos) /*!< 0x00000200 */
2018-03-31 15:34:59 +02:00
# define ADC_JSQR_JSQ3_Pos (10U)
2019-07-22 02:29:14 +02:00
# define ADC_JSQR_JSQ3_Msk (0x1FUL << ADC_JSQR_JSQ3_Pos) /*!< 0x00007C00 */
2018-03-31 15:34:59 +02:00
# define ADC_JSQR_JSQ3 ADC_JSQR_JSQ3_Msk /*!< ADC group injected sequencer rank 3 */
2019-07-22 02:29:14 +02:00
# define ADC_JSQR_JSQ3_0 (0x01UL << ADC_JSQR_JSQ3_Pos) /*!< 0x00000400 */
# define ADC_JSQR_JSQ3_1 (0x02UL << ADC_JSQR_JSQ3_Pos) /*!< 0x00000800 */
# define ADC_JSQR_JSQ3_2 (0x04UL << ADC_JSQR_JSQ3_Pos) /*!< 0x00001000 */
# define ADC_JSQR_JSQ3_3 (0x08UL << ADC_JSQR_JSQ3_Pos) /*!< 0x00002000 */
# define ADC_JSQR_JSQ3_4 (0x10UL << ADC_JSQR_JSQ3_Pos) /*!< 0x00004000 */
2018-03-31 15:34:59 +02:00
# define ADC_JSQR_JSQ4_Pos (15U)
2019-07-22 02:29:14 +02:00
# define ADC_JSQR_JSQ4_Msk (0x1FUL << ADC_JSQR_JSQ4_Pos) /*!< 0x000F8000 */
2018-03-31 15:34:59 +02:00
# define ADC_JSQR_JSQ4 ADC_JSQR_JSQ4_Msk /*!< ADC group injected sequencer rank 4 */
2019-07-22 02:29:14 +02:00
# define ADC_JSQR_JSQ4_0 (0x01UL << ADC_JSQR_JSQ4_Pos) /*!< 0x00008000 */
# define ADC_JSQR_JSQ4_1 (0x02UL << ADC_JSQR_JSQ4_Pos) /*!< 0x00010000 */
# define ADC_JSQR_JSQ4_2 (0x04UL << ADC_JSQR_JSQ4_Pos) /*!< 0x00020000 */
# define ADC_JSQR_JSQ4_3 (0x08UL << ADC_JSQR_JSQ4_Pos) /*!< 0x00040000 */
# define ADC_JSQR_JSQ4_4 (0x10UL << ADC_JSQR_JSQ4_Pos) /*!< 0x00080000 */
2018-03-31 15:34:59 +02:00
# define ADC_JSQR_JL_Pos (20U)
2019-07-22 02:29:14 +02:00
# define ADC_JSQR_JL_Msk (0x3UL << ADC_JSQR_JL_Pos) /*!< 0x00300000 */
2018-03-31 15:34:59 +02:00
# define ADC_JSQR_JL ADC_JSQR_JL_Msk /*!< ADC group injected sequencer scan length */
2019-07-22 02:29:14 +02:00
# define ADC_JSQR_JL_0 (0x1UL << ADC_JSQR_JL_Pos) /*!< 0x00100000 */
# define ADC_JSQR_JL_1 (0x2UL << ADC_JSQR_JL_Pos) /*!< 0x00200000 */
2018-03-31 15:34:59 +02:00
/******************* Bit definition for ADC_JDR1 register *******************/
# define ADC_JDR1_JDATA_Pos (0U)
2019-07-22 02:29:14 +02:00
# define ADC_JDR1_JDATA_Msk (0xFFFFUL << ADC_JDR1_JDATA_Pos) /*!< 0x0000FFFF */
2018-03-31 15:34:59 +02:00
# define ADC_JDR1_JDATA ADC_JDR1_JDATA_Msk /*!< ADC group injected sequencer rank 1 conversion data */
/******************* Bit definition for ADC_JDR2 register *******************/
# define ADC_JDR2_JDATA_Pos (0U)
2019-07-22 02:29:14 +02:00
# define ADC_JDR2_JDATA_Msk (0xFFFFUL << ADC_JDR2_JDATA_Pos) /*!< 0x0000FFFF */
2018-03-31 15:34:59 +02:00
# define ADC_JDR2_JDATA ADC_JDR2_JDATA_Msk /*!< ADC group injected sequencer rank 2 conversion data */
/******************* Bit definition for ADC_JDR3 register *******************/
# define ADC_JDR3_JDATA_Pos (0U)
2019-07-22 02:29:14 +02:00
# define ADC_JDR3_JDATA_Msk (0xFFFFUL << ADC_JDR3_JDATA_Pos) /*!< 0x0000FFFF */
2018-03-31 15:34:59 +02:00
# define ADC_JDR3_JDATA ADC_JDR3_JDATA_Msk /*!< ADC group injected sequencer rank 3 conversion data */
/******************* Bit definition for ADC_JDR4 register *******************/
# define ADC_JDR4_JDATA_Pos (0U)
2019-07-22 02:29:14 +02:00
# define ADC_JDR4_JDATA_Msk (0xFFFFUL << ADC_JDR4_JDATA_Pos) /*!< 0x0000FFFF */
2018-03-31 15:34:59 +02:00
# define ADC_JDR4_JDATA ADC_JDR4_JDATA_Msk /*!< ADC group injected sequencer rank 4 conversion data */
/******************** Bit definition for ADC_DR register ********************/
# define ADC_DR_DATA_Pos (0U)
2019-07-22 02:29:14 +02:00
# define ADC_DR_DATA_Msk (0xFFFFUL << ADC_DR_DATA_Pos) /*!< 0x0000FFFF */
2018-03-31 15:34:59 +02:00
# define ADC_DR_DATA ADC_DR_DATA_Msk /*!< ADC group regular conversion data */
/*****************************************************************************/
/* */
/* Timers (TIM) */
/* */
/*****************************************************************************/
/******************* Bit definition for TIM_CR1 register *******************/
# define TIM_CR1_CEN_Pos (0U)
2019-07-22 02:29:14 +02:00
# define TIM_CR1_CEN_Msk (0x1UL << TIM_CR1_CEN_Pos) /*!< 0x00000001 */
2018-03-31 15:34:59 +02:00
# define TIM_CR1_CEN TIM_CR1_CEN_Msk /*!<Counter enable */
# define TIM_CR1_UDIS_Pos (1U)
2019-07-22 02:29:14 +02:00
# define TIM_CR1_UDIS_Msk (0x1UL << TIM_CR1_UDIS_Pos) /*!< 0x00000002 */
2018-03-31 15:34:59 +02:00
# define TIM_CR1_UDIS TIM_CR1_UDIS_Msk /*!<Update disable */
# define TIM_CR1_URS_Pos (2U)
2019-07-22 02:29:14 +02:00
# define TIM_CR1_URS_Msk (0x1UL << TIM_CR1_URS_Pos) /*!< 0x00000004 */
2018-03-31 15:34:59 +02:00
# define TIM_CR1_URS TIM_CR1_URS_Msk /*!<Update request source */
# define TIM_CR1_OPM_Pos (3U)
2019-07-22 02:29:14 +02:00
# define TIM_CR1_OPM_Msk (0x1UL << TIM_CR1_OPM_Pos) /*!< 0x00000008 */
2018-03-31 15:34:59 +02:00
# define TIM_CR1_OPM TIM_CR1_OPM_Msk /*!<One pulse mode */
# define TIM_CR1_DIR_Pos (4U)
2019-07-22 02:29:14 +02:00
# define TIM_CR1_DIR_Msk (0x1UL << TIM_CR1_DIR_Pos) /*!< 0x00000010 */
2018-03-31 15:34:59 +02:00
# define TIM_CR1_DIR TIM_CR1_DIR_Msk /*!<Direction */
# define TIM_CR1_CMS_Pos (5U)
2019-07-22 02:29:14 +02:00
# define TIM_CR1_CMS_Msk (0x3UL << TIM_CR1_CMS_Pos) /*!< 0x00000060 */
2018-03-31 15:34:59 +02:00
# define TIM_CR1_CMS TIM_CR1_CMS_Msk /*!<CMS[1:0] bits (Center-aligned mode selection) */
2019-07-22 02:29:14 +02:00
# define TIM_CR1_CMS_0 (0x1UL << TIM_CR1_CMS_Pos) /*!< 0x00000020 */
# define TIM_CR1_CMS_1 (0x2UL << TIM_CR1_CMS_Pos) /*!< 0x00000040 */
2018-03-31 15:34:59 +02:00
# define TIM_CR1_ARPE_Pos (7U)
2019-07-22 02:29:14 +02:00
# define TIM_CR1_ARPE_Msk (0x1UL << TIM_CR1_ARPE_Pos) /*!< 0x00000080 */
2018-03-31 15:34:59 +02:00
# define TIM_CR1_ARPE TIM_CR1_ARPE_Msk /*!<Auto-reload preload enable */
# define TIM_CR1_CKD_Pos (8U)
2019-07-22 02:29:14 +02:00
# define TIM_CR1_CKD_Msk (0x3UL << TIM_CR1_CKD_Pos) /*!< 0x00000300 */
2018-03-31 15:34:59 +02:00
# define TIM_CR1_CKD TIM_CR1_CKD_Msk /*!<CKD[1:0] bits (clock division) */
2019-07-22 02:29:14 +02:00
# define TIM_CR1_CKD_0 (0x1UL << TIM_CR1_CKD_Pos) /*!< 0x00000100 */
# define TIM_CR1_CKD_1 (0x2UL << TIM_CR1_CKD_Pos) /*!< 0x00000200 */
2018-03-31 15:34:59 +02:00
/******************* Bit definition for TIM_CR2 register *******************/
# define TIM_CR2_CCPC_Pos (0U)
2019-07-22 02:29:14 +02:00
# define TIM_CR2_CCPC_Msk (0x1UL << TIM_CR2_CCPC_Pos) /*!< 0x00000001 */
2018-03-31 15:34:59 +02:00
# define TIM_CR2_CCPC TIM_CR2_CCPC_Msk /*!<Capture/Compare Preloaded Control */
# define TIM_CR2_CCUS_Pos (2U)
2019-07-22 02:29:14 +02:00
# define TIM_CR2_CCUS_Msk (0x1UL << TIM_CR2_CCUS_Pos) /*!< 0x00000004 */
2018-03-31 15:34:59 +02:00
# define TIM_CR2_CCUS TIM_CR2_CCUS_Msk /*!<Capture/Compare Control Update Selection */
# define TIM_CR2_CCDS_Pos (3U)
2019-07-22 02:29:14 +02:00
# define TIM_CR2_CCDS_Msk (0x1UL << TIM_CR2_CCDS_Pos) /*!< 0x00000008 */
2018-03-31 15:34:59 +02:00
# define TIM_CR2_CCDS TIM_CR2_CCDS_Msk /*!<Capture/Compare DMA Selection */
# define TIM_CR2_MMS_Pos (4U)
2019-07-22 02:29:14 +02:00
# define TIM_CR2_MMS_Msk (0x7UL << TIM_CR2_MMS_Pos) /*!< 0x00000070 */
2018-03-31 15:34:59 +02:00
# define TIM_CR2_MMS TIM_CR2_MMS_Msk /*!<MMS[2:0] bits (Master Mode Selection) */
2019-07-22 02:29:14 +02:00
# define TIM_CR2_MMS_0 (0x1UL << TIM_CR2_MMS_Pos) /*!< 0x00000010 */
# define TIM_CR2_MMS_1 (0x2UL << TIM_CR2_MMS_Pos) /*!< 0x00000020 */
# define TIM_CR2_MMS_2 (0x4UL << TIM_CR2_MMS_Pos) /*!< 0x00000040 */
2018-03-31 15:34:59 +02:00
# define TIM_CR2_TI1S_Pos (7U)
2019-07-22 02:29:14 +02:00
# define TIM_CR2_TI1S_Msk (0x1UL << TIM_CR2_TI1S_Pos) /*!< 0x00000080 */
2018-03-31 15:34:59 +02:00
# define TIM_CR2_TI1S TIM_CR2_TI1S_Msk /*!<TI1 Selection */
# define TIM_CR2_OIS1_Pos (8U)
2019-07-22 02:29:14 +02:00
# define TIM_CR2_OIS1_Msk (0x1UL << TIM_CR2_OIS1_Pos) /*!< 0x00000100 */
2018-03-31 15:34:59 +02:00
# define TIM_CR2_OIS1 TIM_CR2_OIS1_Msk /*!<Output Idle state 1 (OC1 output) */
# define TIM_CR2_OIS1N_Pos (9U)
2019-07-22 02:29:14 +02:00
# define TIM_CR2_OIS1N_Msk (0x1UL << TIM_CR2_OIS1N_Pos) /*!< 0x00000200 */
2018-03-31 15:34:59 +02:00
# define TIM_CR2_OIS1N TIM_CR2_OIS1N_Msk /*!<Output Idle state 1 (OC1N output) */
# define TIM_CR2_OIS2_Pos (10U)
2019-07-22 02:29:14 +02:00
# define TIM_CR2_OIS2_Msk (0x1UL << TIM_CR2_OIS2_Pos) /*!< 0x00000400 */
2018-03-31 15:34:59 +02:00
# define TIM_CR2_OIS2 TIM_CR2_OIS2_Msk /*!<Output Idle state 2 (OC2 output) */
# define TIM_CR2_OIS2N_Pos (11U)
2019-07-22 02:29:14 +02:00
# define TIM_CR2_OIS2N_Msk (0x1UL << TIM_CR2_OIS2N_Pos) /*!< 0x00000800 */
2018-03-31 15:34:59 +02:00
# define TIM_CR2_OIS2N TIM_CR2_OIS2N_Msk /*!<Output Idle state 2 (OC2N output) */
# define TIM_CR2_OIS3_Pos (12U)
2019-07-22 02:29:14 +02:00
# define TIM_CR2_OIS3_Msk (0x1UL << TIM_CR2_OIS3_Pos) /*!< 0x00001000 */
2018-03-31 15:34:59 +02:00
# define TIM_CR2_OIS3 TIM_CR2_OIS3_Msk /*!<Output Idle state 3 (OC3 output) */
# define TIM_CR2_OIS3N_Pos (13U)
2019-07-22 02:29:14 +02:00
# define TIM_CR2_OIS3N_Msk (0x1UL << TIM_CR2_OIS3N_Pos) /*!< 0x00002000 */
2018-03-31 15:34:59 +02:00
# define TIM_CR2_OIS3N TIM_CR2_OIS3N_Msk /*!<Output Idle state 3 (OC3N output) */
# define TIM_CR2_OIS4_Pos (14U)
2019-07-22 02:29:14 +02:00
# define TIM_CR2_OIS4_Msk (0x1UL << TIM_CR2_OIS4_Pos) /*!< 0x00004000 */
2018-03-31 15:34:59 +02:00
# define TIM_CR2_OIS4 TIM_CR2_OIS4_Msk /*!<Output Idle state 4 (OC4 output) */
/******************* Bit definition for TIM_SMCR register ******************/
# define TIM_SMCR_SMS_Pos (0U)
2019-07-22 02:29:14 +02:00
# define TIM_SMCR_SMS_Msk (0x7UL << TIM_SMCR_SMS_Pos) /*!< 0x00000007 */
2018-03-31 15:34:59 +02:00
# define TIM_SMCR_SMS TIM_SMCR_SMS_Msk /*!<SMS[2:0] bits (Slave mode selection) */
2019-07-22 02:29:14 +02:00
# define TIM_SMCR_SMS_0 (0x1UL << TIM_SMCR_SMS_Pos) /*!< 0x00000001 */
# define TIM_SMCR_SMS_1 (0x2UL << TIM_SMCR_SMS_Pos) /*!< 0x00000002 */
# define TIM_SMCR_SMS_2 (0x4UL << TIM_SMCR_SMS_Pos) /*!< 0x00000004 */
2018-03-31 15:34:59 +02:00
# define TIM_SMCR_TS_Pos (4U)
2019-07-22 02:29:14 +02:00
# define TIM_SMCR_TS_Msk (0x7UL << TIM_SMCR_TS_Pos) /*!< 0x00000070 */
2018-03-31 15:34:59 +02:00
# define TIM_SMCR_TS TIM_SMCR_TS_Msk /*!<TS[2:0] bits (Trigger selection) */
2019-07-22 02:29:14 +02:00
# define TIM_SMCR_TS_0 (0x1UL << TIM_SMCR_TS_Pos) /*!< 0x00000010 */
# define TIM_SMCR_TS_1 (0x2UL << TIM_SMCR_TS_Pos) /*!< 0x00000020 */
# define TIM_SMCR_TS_2 (0x4UL << TIM_SMCR_TS_Pos) /*!< 0x00000040 */
2018-03-31 15:34:59 +02:00
# define TIM_SMCR_MSM_Pos (7U)
2019-07-22 02:29:14 +02:00
# define TIM_SMCR_MSM_Msk (0x1UL << TIM_SMCR_MSM_Pos) /*!< 0x00000080 */
2018-03-31 15:34:59 +02:00
# define TIM_SMCR_MSM TIM_SMCR_MSM_Msk /*!<Master/slave mode */
# define TIM_SMCR_ETF_Pos (8U)
2019-07-22 02:29:14 +02:00
# define TIM_SMCR_ETF_Msk (0xFUL << TIM_SMCR_ETF_Pos) /*!< 0x00000F00 */
2018-03-31 15:34:59 +02:00
# define TIM_SMCR_ETF TIM_SMCR_ETF_Msk /*!<ETF[3:0] bits (External trigger filter) */
2019-07-22 02:29:14 +02:00
# define TIM_SMCR_ETF_0 (0x1UL << TIM_SMCR_ETF_Pos) /*!< 0x00000100 */
# define TIM_SMCR_ETF_1 (0x2UL << TIM_SMCR_ETF_Pos) /*!< 0x00000200 */
# define TIM_SMCR_ETF_2 (0x4UL << TIM_SMCR_ETF_Pos) /*!< 0x00000400 */
# define TIM_SMCR_ETF_3 (0x8UL << TIM_SMCR_ETF_Pos) /*!< 0x00000800 */
2018-03-31 15:34:59 +02:00
# define TIM_SMCR_ETPS_Pos (12U)
2019-07-22 02:29:14 +02:00
# define TIM_SMCR_ETPS_Msk (0x3UL << TIM_SMCR_ETPS_Pos) /*!< 0x00003000 */
2018-03-31 15:34:59 +02:00
# define TIM_SMCR_ETPS TIM_SMCR_ETPS_Msk /*!<ETPS[1:0] bits (External trigger prescaler) */
2019-07-22 02:29:14 +02:00
# define TIM_SMCR_ETPS_0 (0x1UL << TIM_SMCR_ETPS_Pos) /*!< 0x00001000 */
# define TIM_SMCR_ETPS_1 (0x2UL << TIM_SMCR_ETPS_Pos) /*!< 0x00002000 */
2018-03-31 15:34:59 +02:00
# define TIM_SMCR_ECE_Pos (14U)
2019-07-22 02:29:14 +02:00
# define TIM_SMCR_ECE_Msk (0x1UL << TIM_SMCR_ECE_Pos) /*!< 0x00004000 */
2018-03-31 15:34:59 +02:00
# define TIM_SMCR_ECE TIM_SMCR_ECE_Msk /*!<External clock enable */
# define TIM_SMCR_ETP_Pos (15U)
2019-07-22 02:29:14 +02:00
# define TIM_SMCR_ETP_Msk (0x1UL << TIM_SMCR_ETP_Pos) /*!< 0x00008000 */
2018-03-31 15:34:59 +02:00
# define TIM_SMCR_ETP TIM_SMCR_ETP_Msk /*!<External trigger polarity */
/******************* Bit definition for TIM_DIER register ******************/
# define TIM_DIER_UIE_Pos (0U)
2019-07-22 02:29:14 +02:00
# define TIM_DIER_UIE_Msk (0x1UL << TIM_DIER_UIE_Pos) /*!< 0x00000001 */
2018-03-31 15:34:59 +02:00
# define TIM_DIER_UIE TIM_DIER_UIE_Msk /*!<Update interrupt enable */
# define TIM_DIER_CC1IE_Pos (1U)
2019-07-22 02:29:14 +02:00
# define TIM_DIER_CC1IE_Msk (0x1UL << TIM_DIER_CC1IE_Pos) /*!< 0x00000002 */
2018-03-31 15:34:59 +02:00
# define TIM_DIER_CC1IE TIM_DIER_CC1IE_Msk /*!<Capture/Compare 1 interrupt enable */
# define TIM_DIER_CC2IE_Pos (2U)
2019-07-22 02:29:14 +02:00
# define TIM_DIER_CC2IE_Msk (0x1UL << TIM_DIER_CC2IE_Pos) /*!< 0x00000004 */
2018-03-31 15:34:59 +02:00
# define TIM_DIER_CC2IE TIM_DIER_CC2IE_Msk /*!<Capture/Compare 2 interrupt enable */
# define TIM_DIER_CC3IE_Pos (3U)
2019-07-22 02:29:14 +02:00
# define TIM_DIER_CC3IE_Msk (0x1UL << TIM_DIER_CC3IE_Pos) /*!< 0x00000008 */
2018-03-31 15:34:59 +02:00
# define TIM_DIER_CC3IE TIM_DIER_CC3IE_Msk /*!<Capture/Compare 3 interrupt enable */
# define TIM_DIER_CC4IE_Pos (4U)
2019-07-22 02:29:14 +02:00
# define TIM_DIER_CC4IE_Msk (0x1UL << TIM_DIER_CC4IE_Pos) /*!< 0x00000010 */
2018-03-31 15:34:59 +02:00
# define TIM_DIER_CC4IE TIM_DIER_CC4IE_Msk /*!<Capture/Compare 4 interrupt enable */
# define TIM_DIER_COMIE_Pos (5U)
2019-07-22 02:29:14 +02:00
# define TIM_DIER_COMIE_Msk (0x1UL << TIM_DIER_COMIE_Pos) /*!< 0x00000020 */
2018-03-31 15:34:59 +02:00
# define TIM_DIER_COMIE TIM_DIER_COMIE_Msk /*!<COM interrupt enable */
# define TIM_DIER_TIE_Pos (6U)
2019-07-22 02:29:14 +02:00
# define TIM_DIER_TIE_Msk (0x1UL << TIM_DIER_TIE_Pos) /*!< 0x00000040 */
2018-03-31 15:34:59 +02:00
# define TIM_DIER_TIE TIM_DIER_TIE_Msk /*!<Trigger interrupt enable */
# define TIM_DIER_BIE_Pos (7U)
2019-07-22 02:29:14 +02:00
# define TIM_DIER_BIE_Msk (0x1UL << TIM_DIER_BIE_Pos) /*!< 0x00000080 */
2018-03-31 15:34:59 +02:00
# define TIM_DIER_BIE TIM_DIER_BIE_Msk /*!<Break interrupt enable */
# define TIM_DIER_UDE_Pos (8U)
2019-07-22 02:29:14 +02:00
# define TIM_DIER_UDE_Msk (0x1UL << TIM_DIER_UDE_Pos) /*!< 0x00000100 */
2018-03-31 15:34:59 +02:00
# define TIM_DIER_UDE TIM_DIER_UDE_Msk /*!<Update DMA request enable */
# define TIM_DIER_CC1DE_Pos (9U)
2019-07-22 02:29:14 +02:00
# define TIM_DIER_CC1DE_Msk (0x1UL << TIM_DIER_CC1DE_Pos) /*!< 0x00000200 */
2018-03-31 15:34:59 +02:00
# define TIM_DIER_CC1DE TIM_DIER_CC1DE_Msk /*!<Capture/Compare 1 DMA request enable */
# define TIM_DIER_CC2DE_Pos (10U)
2019-07-22 02:29:14 +02:00
# define TIM_DIER_CC2DE_Msk (0x1UL << TIM_DIER_CC2DE_Pos) /*!< 0x00000400 */
2018-03-31 15:34:59 +02:00
# define TIM_DIER_CC2DE TIM_DIER_CC2DE_Msk /*!<Capture/Compare 2 DMA request enable */
# define TIM_DIER_CC3DE_Pos (11U)
2019-07-22 02:29:14 +02:00
# define TIM_DIER_CC3DE_Msk (0x1UL << TIM_DIER_CC3DE_Pos) /*!< 0x00000800 */
2018-03-31 15:34:59 +02:00
# define TIM_DIER_CC3DE TIM_DIER_CC3DE_Msk /*!<Capture/Compare 3 DMA request enable */
# define TIM_DIER_CC4DE_Pos (12U)
2019-07-22 02:29:14 +02:00
# define TIM_DIER_CC4DE_Msk (0x1UL << TIM_DIER_CC4DE_Pos) /*!< 0x00001000 */
2018-03-31 15:34:59 +02:00
# define TIM_DIER_CC4DE TIM_DIER_CC4DE_Msk /*!<Capture/Compare 4 DMA request enable */
# define TIM_DIER_COMDE_Pos (13U)
2019-07-22 02:29:14 +02:00
# define TIM_DIER_COMDE_Msk (0x1UL << TIM_DIER_COMDE_Pos) /*!< 0x00002000 */
2018-03-31 15:34:59 +02:00
# define TIM_DIER_COMDE TIM_DIER_COMDE_Msk /*!<COM DMA request enable */
# define TIM_DIER_TDE_Pos (14U)
2019-07-22 02:29:14 +02:00
# define TIM_DIER_TDE_Msk (0x1UL << TIM_DIER_TDE_Pos) /*!< 0x00004000 */
2018-03-31 15:34:59 +02:00
# define TIM_DIER_TDE TIM_DIER_TDE_Msk /*!<Trigger DMA request enable */
/******************** Bit definition for TIM_SR register *******************/
# define TIM_SR_UIF_Pos (0U)
2019-07-22 02:29:14 +02:00
# define TIM_SR_UIF_Msk (0x1UL << TIM_SR_UIF_Pos) /*!< 0x00000001 */
2018-03-31 15:34:59 +02:00
# define TIM_SR_UIF TIM_SR_UIF_Msk /*!<Update interrupt Flag */
# define TIM_SR_CC1IF_Pos (1U)
2019-07-22 02:29:14 +02:00
# define TIM_SR_CC1IF_Msk (0x1UL << TIM_SR_CC1IF_Pos) /*!< 0x00000002 */
2018-03-31 15:34:59 +02:00
# define TIM_SR_CC1IF TIM_SR_CC1IF_Msk /*!<Capture/Compare 1 interrupt Flag */
# define TIM_SR_CC2IF_Pos (2U)
2019-07-22 02:29:14 +02:00
# define TIM_SR_CC2IF_Msk (0x1UL << TIM_SR_CC2IF_Pos) /*!< 0x00000004 */
2018-03-31 15:34:59 +02:00
# define TIM_SR_CC2IF TIM_SR_CC2IF_Msk /*!<Capture/Compare 2 interrupt Flag */
# define TIM_SR_CC3IF_Pos (3U)
2019-07-22 02:29:14 +02:00
# define TIM_SR_CC3IF_Msk (0x1UL << TIM_SR_CC3IF_Pos) /*!< 0x00000008 */
2018-03-31 15:34:59 +02:00
# define TIM_SR_CC3IF TIM_SR_CC3IF_Msk /*!<Capture/Compare 3 interrupt Flag */
# define TIM_SR_CC4IF_Pos (4U)
2019-07-22 02:29:14 +02:00
# define TIM_SR_CC4IF_Msk (0x1UL << TIM_SR_CC4IF_Pos) /*!< 0x00000010 */
2018-03-31 15:34:59 +02:00
# define TIM_SR_CC4IF TIM_SR_CC4IF_Msk /*!<Capture/Compare 4 interrupt Flag */
# define TIM_SR_COMIF_Pos (5U)
2019-07-22 02:29:14 +02:00
# define TIM_SR_COMIF_Msk (0x1UL << TIM_SR_COMIF_Pos) /*!< 0x00000020 */
2018-03-31 15:34:59 +02:00
# define TIM_SR_COMIF TIM_SR_COMIF_Msk /*!<COM interrupt Flag */
# define TIM_SR_TIF_Pos (6U)
2019-07-22 02:29:14 +02:00
# define TIM_SR_TIF_Msk (0x1UL << TIM_SR_TIF_Pos) /*!< 0x00000040 */
2018-03-31 15:34:59 +02:00
# define TIM_SR_TIF TIM_SR_TIF_Msk /*!<Trigger interrupt Flag */
# define TIM_SR_BIF_Pos (7U)
2019-07-22 02:29:14 +02:00
# define TIM_SR_BIF_Msk (0x1UL << TIM_SR_BIF_Pos) /*!< 0x00000080 */
2018-03-31 15:34:59 +02:00
# define TIM_SR_BIF TIM_SR_BIF_Msk /*!<Break interrupt Flag */
# define TIM_SR_CC1OF_Pos (9U)
2019-07-22 02:29:14 +02:00
# define TIM_SR_CC1OF_Msk (0x1UL << TIM_SR_CC1OF_Pos) /*!< 0x00000200 */
2018-03-31 15:34:59 +02:00
# define TIM_SR_CC1OF TIM_SR_CC1OF_Msk /*!<Capture/Compare 1 Overcapture Flag */
# define TIM_SR_CC2OF_Pos (10U)
2019-07-22 02:29:14 +02:00
# define TIM_SR_CC2OF_Msk (0x1UL << TIM_SR_CC2OF_Pos) /*!< 0x00000400 */
2018-03-31 15:34:59 +02:00
# define TIM_SR_CC2OF TIM_SR_CC2OF_Msk /*!<Capture/Compare 2 Overcapture Flag */
# define TIM_SR_CC3OF_Pos (11U)
2019-07-22 02:29:14 +02:00
# define TIM_SR_CC3OF_Msk (0x1UL << TIM_SR_CC3OF_Pos) /*!< 0x00000800 */
2018-03-31 15:34:59 +02:00
# define TIM_SR_CC3OF TIM_SR_CC3OF_Msk /*!<Capture/Compare 3 Overcapture Flag */
# define TIM_SR_CC4OF_Pos (12U)
2019-07-22 02:29:14 +02:00
# define TIM_SR_CC4OF_Msk (0x1UL << TIM_SR_CC4OF_Pos) /*!< 0x00001000 */
2018-03-31 15:34:59 +02:00
# define TIM_SR_CC4OF TIM_SR_CC4OF_Msk /*!<Capture/Compare 4 Overcapture Flag */
/******************* Bit definition for TIM_EGR register *******************/
# define TIM_EGR_UG_Pos (0U)
2019-07-22 02:29:14 +02:00
# define TIM_EGR_UG_Msk (0x1UL << TIM_EGR_UG_Pos) /*!< 0x00000001 */
2018-03-31 15:34:59 +02:00
# define TIM_EGR_UG TIM_EGR_UG_Msk /*!<Update Generation */
# define TIM_EGR_CC1G_Pos (1U)
2019-07-22 02:29:14 +02:00
# define TIM_EGR_CC1G_Msk (0x1UL << TIM_EGR_CC1G_Pos) /*!< 0x00000002 */
2018-03-31 15:34:59 +02:00
# define TIM_EGR_CC1G TIM_EGR_CC1G_Msk /*!<Capture/Compare 1 Generation */
# define TIM_EGR_CC2G_Pos (2U)
2019-07-22 02:29:14 +02:00
# define TIM_EGR_CC2G_Msk (0x1UL << TIM_EGR_CC2G_Pos) /*!< 0x00000004 */
2018-03-31 15:34:59 +02:00
# define TIM_EGR_CC2G TIM_EGR_CC2G_Msk /*!<Capture/Compare 2 Generation */
# define TIM_EGR_CC3G_Pos (3U)
2019-07-22 02:29:14 +02:00
# define TIM_EGR_CC3G_Msk (0x1UL << TIM_EGR_CC3G_Pos) /*!< 0x00000008 */
2018-03-31 15:34:59 +02:00
# define TIM_EGR_CC3G TIM_EGR_CC3G_Msk /*!<Capture/Compare 3 Generation */
# define TIM_EGR_CC4G_Pos (4U)
2019-07-22 02:29:14 +02:00
# define TIM_EGR_CC4G_Msk (0x1UL << TIM_EGR_CC4G_Pos) /*!< 0x00000010 */
2018-03-31 15:34:59 +02:00
# define TIM_EGR_CC4G TIM_EGR_CC4G_Msk /*!<Capture/Compare 4 Generation */
# define TIM_EGR_COMG_Pos (5U)
2019-07-22 02:29:14 +02:00
# define TIM_EGR_COMG_Msk (0x1UL << TIM_EGR_COMG_Pos) /*!< 0x00000020 */
2018-03-31 15:34:59 +02:00
# define TIM_EGR_COMG TIM_EGR_COMG_Msk /*!<Capture/Compare Control Update Generation */
# define TIM_EGR_TG_Pos (6U)
2019-07-22 02:29:14 +02:00
# define TIM_EGR_TG_Msk (0x1UL << TIM_EGR_TG_Pos) /*!< 0x00000040 */
2018-03-31 15:34:59 +02:00
# define TIM_EGR_TG TIM_EGR_TG_Msk /*!<Trigger Generation */
# define TIM_EGR_BG_Pos (7U)
2019-07-22 02:29:14 +02:00
# define TIM_EGR_BG_Msk (0x1UL << TIM_EGR_BG_Pos) /*!< 0x00000080 */
2018-03-31 15:34:59 +02:00
# define TIM_EGR_BG TIM_EGR_BG_Msk /*!<Break Generation */
/****************** Bit definition for TIM_CCMR1 register ******************/
# define TIM_CCMR1_CC1S_Pos (0U)
2019-07-22 02:29:14 +02:00
# define TIM_CCMR1_CC1S_Msk (0x3UL << TIM_CCMR1_CC1S_Pos) /*!< 0x00000003 */
2018-03-31 15:34:59 +02:00
# define TIM_CCMR1_CC1S TIM_CCMR1_CC1S_Msk /*!<CC1S[1:0] bits (Capture/Compare 1 Selection) */
2019-07-22 02:29:14 +02:00
# define TIM_CCMR1_CC1S_0 (0x1UL << TIM_CCMR1_CC1S_Pos) /*!< 0x00000001 */
# define TIM_CCMR1_CC1S_1 (0x2UL << TIM_CCMR1_CC1S_Pos) /*!< 0x00000002 */
2018-03-31 15:34:59 +02:00
# define TIM_CCMR1_OC1FE_Pos (2U)
2019-07-22 02:29:14 +02:00
# define TIM_CCMR1_OC1FE_Msk (0x1UL << TIM_CCMR1_OC1FE_Pos) /*!< 0x00000004 */
2018-03-31 15:34:59 +02:00
# define TIM_CCMR1_OC1FE TIM_CCMR1_OC1FE_Msk /*!<Output Compare 1 Fast enable */
# define TIM_CCMR1_OC1PE_Pos (3U)
2019-07-22 02:29:14 +02:00
# define TIM_CCMR1_OC1PE_Msk (0x1UL << TIM_CCMR1_OC1PE_Pos) /*!< 0x00000008 */
2018-03-31 15:34:59 +02:00
# define TIM_CCMR1_OC1PE TIM_CCMR1_OC1PE_Msk /*!<Output Compare 1 Preload enable */
# define TIM_CCMR1_OC1M_Pos (4U)
2019-07-22 02:29:14 +02:00
# define TIM_CCMR1_OC1M_Msk (0x7UL << TIM_CCMR1_OC1M_Pos) /*!< 0x00000070 */
2018-03-31 15:34:59 +02:00
# define TIM_CCMR1_OC1M TIM_CCMR1_OC1M_Msk /*!<OC1M[2:0] bits (Output Compare 1 Mode) */
2019-07-22 02:29:14 +02:00
# define TIM_CCMR1_OC1M_0 (0x1UL << TIM_CCMR1_OC1M_Pos) /*!< 0x00000010 */
# define TIM_CCMR1_OC1M_1 (0x2UL << TIM_CCMR1_OC1M_Pos) /*!< 0x00000020 */
# define TIM_CCMR1_OC1M_2 (0x4UL << TIM_CCMR1_OC1M_Pos) /*!< 0x00000040 */
2018-03-31 15:34:59 +02:00
# define TIM_CCMR1_OC1CE_Pos (7U)
2019-07-22 02:29:14 +02:00
# define TIM_CCMR1_OC1CE_Msk (0x1UL << TIM_CCMR1_OC1CE_Pos) /*!< 0x00000080 */
2018-03-31 15:34:59 +02:00
# define TIM_CCMR1_OC1CE TIM_CCMR1_OC1CE_Msk /*!<Output Compare 1Clear Enable */
# define TIM_CCMR1_CC2S_Pos (8U)
2019-07-22 02:29:14 +02:00
# define TIM_CCMR1_CC2S_Msk (0x3UL << TIM_CCMR1_CC2S_Pos) /*!< 0x00000300 */
2018-03-31 15:34:59 +02:00
# define TIM_CCMR1_CC2S TIM_CCMR1_CC2S_Msk /*!<CC2S[1:0] bits (Capture/Compare 2 Selection) */
2019-07-22 02:29:14 +02:00
# define TIM_CCMR1_CC2S_0 (0x1UL << TIM_CCMR1_CC2S_Pos) /*!< 0x00000100 */
# define TIM_CCMR1_CC2S_1 (0x2UL << TIM_CCMR1_CC2S_Pos) /*!< 0x00000200 */
2018-03-31 15:34:59 +02:00
# define TIM_CCMR1_OC2FE_Pos (10U)
2019-07-22 02:29:14 +02:00
# define TIM_CCMR1_OC2FE_Msk (0x1UL << TIM_CCMR1_OC2FE_Pos) /*!< 0x00000400 */
2018-03-31 15:34:59 +02:00
# define TIM_CCMR1_OC2FE TIM_CCMR1_OC2FE_Msk /*!<Output Compare 2 Fast enable */
# define TIM_CCMR1_OC2PE_Pos (11U)
2019-07-22 02:29:14 +02:00
# define TIM_CCMR1_OC2PE_Msk (0x1UL << TIM_CCMR1_OC2PE_Pos) /*!< 0x00000800 */
2018-03-31 15:34:59 +02:00
# define TIM_CCMR1_OC2PE TIM_CCMR1_OC2PE_Msk /*!<Output Compare 2 Preload enable */
# define TIM_CCMR1_OC2M_Pos (12U)
2019-07-22 02:29:14 +02:00
# define TIM_CCMR1_OC2M_Msk (0x7UL << TIM_CCMR1_OC2M_Pos) /*!< 0x00007000 */
2018-03-31 15:34:59 +02:00
# define TIM_CCMR1_OC2M TIM_CCMR1_OC2M_Msk /*!<OC2M[2:0] bits (Output Compare 2 Mode) */
2019-07-22 02:29:14 +02:00
# define TIM_CCMR1_OC2M_0 (0x1UL << TIM_CCMR1_OC2M_Pos) /*!< 0x00001000 */
# define TIM_CCMR1_OC2M_1 (0x2UL << TIM_CCMR1_OC2M_Pos) /*!< 0x00002000 */
# define TIM_CCMR1_OC2M_2 (0x4UL << TIM_CCMR1_OC2M_Pos) /*!< 0x00004000 */
2018-03-31 15:34:59 +02:00
# define TIM_CCMR1_OC2CE_Pos (15U)
2019-07-22 02:29:14 +02:00
# define TIM_CCMR1_OC2CE_Msk (0x1UL << TIM_CCMR1_OC2CE_Pos) /*!< 0x00008000 */
2018-03-31 15:34:59 +02:00
# define TIM_CCMR1_OC2CE TIM_CCMR1_OC2CE_Msk /*!<Output Compare 2 Clear Enable */
/*---------------------------------------------------------------------------*/
# define TIM_CCMR1_IC1PSC_Pos (2U)
2019-07-22 02:29:14 +02:00
# define TIM_CCMR1_IC1PSC_Msk (0x3UL << TIM_CCMR1_IC1PSC_Pos) /*!< 0x0000000C */
2018-03-31 15:34:59 +02:00
# define TIM_CCMR1_IC1PSC TIM_CCMR1_IC1PSC_Msk /*!<IC1PSC[1:0] bits (Input Capture 1 Prescaler) */
2019-07-22 02:29:14 +02:00
# define TIM_CCMR1_IC1PSC_0 (0x1UL << TIM_CCMR1_IC1PSC_Pos) /*!< 0x00000004 */
# define TIM_CCMR1_IC1PSC_1 (0x2UL << TIM_CCMR1_IC1PSC_Pos) /*!< 0x00000008 */
2018-03-31 15:34:59 +02:00
# define TIM_CCMR1_IC1F_Pos (4U)
2019-07-22 02:29:14 +02:00
# define TIM_CCMR1_IC1F_Msk (0xFUL << TIM_CCMR1_IC1F_Pos) /*!< 0x000000F0 */
2018-03-31 15:34:59 +02:00
# define TIM_CCMR1_IC1F TIM_CCMR1_IC1F_Msk /*!<IC1F[3:0] bits (Input Capture 1 Filter) */
2019-07-22 02:29:14 +02:00
# define TIM_CCMR1_IC1F_0 (0x1UL << TIM_CCMR1_IC1F_Pos) /*!< 0x00000010 */
# define TIM_CCMR1_IC1F_1 (0x2UL << TIM_CCMR1_IC1F_Pos) /*!< 0x00000020 */
# define TIM_CCMR1_IC1F_2 (0x4UL << TIM_CCMR1_IC1F_Pos) /*!< 0x00000040 */
# define TIM_CCMR1_IC1F_3 (0x8UL << TIM_CCMR1_IC1F_Pos) /*!< 0x00000080 */
2018-03-31 15:34:59 +02:00
# define TIM_CCMR1_IC2PSC_Pos (10U)
2019-07-22 02:29:14 +02:00
# define TIM_CCMR1_IC2PSC_Msk (0x3UL << TIM_CCMR1_IC2PSC_Pos) /*!< 0x00000C00 */
2018-03-31 15:34:59 +02:00
# define TIM_CCMR1_IC2PSC TIM_CCMR1_IC2PSC_Msk /*!<IC2PSC[1:0] bits (Input Capture 2 Prescaler) */
2019-07-22 02:29:14 +02:00
# define TIM_CCMR1_IC2PSC_0 (0x1UL << TIM_CCMR1_IC2PSC_Pos) /*!< 0x00000400 */
# define TIM_CCMR1_IC2PSC_1 (0x2UL << TIM_CCMR1_IC2PSC_Pos) /*!< 0x00000800 */
2018-03-31 15:34:59 +02:00
# define TIM_CCMR1_IC2F_Pos (12U)
2019-07-22 02:29:14 +02:00
# define TIM_CCMR1_IC2F_Msk (0xFUL << TIM_CCMR1_IC2F_Pos) /*!< 0x0000F000 */
2018-03-31 15:34:59 +02:00
# define TIM_CCMR1_IC2F TIM_CCMR1_IC2F_Msk /*!<IC2F[3:0] bits (Input Capture 2 Filter) */
2019-07-22 02:29:14 +02:00
# define TIM_CCMR1_IC2F_0 (0x1UL << TIM_CCMR1_IC2F_Pos) /*!< 0x00001000 */
# define TIM_CCMR1_IC2F_1 (0x2UL << TIM_CCMR1_IC2F_Pos) /*!< 0x00002000 */
# define TIM_CCMR1_IC2F_2 (0x4UL << TIM_CCMR1_IC2F_Pos) /*!< 0x00004000 */
# define TIM_CCMR1_IC2F_3 (0x8UL << TIM_CCMR1_IC2F_Pos) /*!< 0x00008000 */
2018-03-31 15:34:59 +02:00
/****************** Bit definition for TIM_CCMR2 register ******************/
# define TIM_CCMR2_CC3S_Pos (0U)
2019-07-22 02:29:14 +02:00
# define TIM_CCMR2_CC3S_Msk (0x3UL << TIM_CCMR2_CC3S_Pos) /*!< 0x00000003 */
2018-03-31 15:34:59 +02:00
# define TIM_CCMR2_CC3S TIM_CCMR2_CC3S_Msk /*!<CC3S[1:0] bits (Capture/Compare 3 Selection) */
2019-07-22 02:29:14 +02:00
# define TIM_CCMR2_CC3S_0 (0x1UL << TIM_CCMR2_CC3S_Pos) /*!< 0x00000001 */
# define TIM_CCMR2_CC3S_1 (0x2UL << TIM_CCMR2_CC3S_Pos) /*!< 0x00000002 */
2018-03-31 15:34:59 +02:00
# define TIM_CCMR2_OC3FE_Pos (2U)
2019-07-22 02:29:14 +02:00
# define TIM_CCMR2_OC3FE_Msk (0x1UL << TIM_CCMR2_OC3FE_Pos) /*!< 0x00000004 */
2018-03-31 15:34:59 +02:00
# define TIM_CCMR2_OC3FE TIM_CCMR2_OC3FE_Msk /*!<Output Compare 3 Fast enable */
# define TIM_CCMR2_OC3PE_Pos (3U)
2019-07-22 02:29:14 +02:00
# define TIM_CCMR2_OC3PE_Msk (0x1UL << TIM_CCMR2_OC3PE_Pos) /*!< 0x00000008 */
2018-03-31 15:34:59 +02:00
# define TIM_CCMR2_OC3PE TIM_CCMR2_OC3PE_Msk /*!<Output Compare 3 Preload enable */
# define TIM_CCMR2_OC3M_Pos (4U)
2019-07-22 02:29:14 +02:00
# define TIM_CCMR2_OC3M_Msk (0x7UL << TIM_CCMR2_OC3M_Pos) /*!< 0x00000070 */
2018-03-31 15:34:59 +02:00
# define TIM_CCMR2_OC3M TIM_CCMR2_OC3M_Msk /*!<OC3M[2:0] bits (Output Compare 3 Mode) */
2019-07-22 02:29:14 +02:00
# define TIM_CCMR2_OC3M_0 (0x1UL << TIM_CCMR2_OC3M_Pos) /*!< 0x00000010 */
# define TIM_CCMR2_OC3M_1 (0x2UL << TIM_CCMR2_OC3M_Pos) /*!< 0x00000020 */
# define TIM_CCMR2_OC3M_2 (0x4UL << TIM_CCMR2_OC3M_Pos) /*!< 0x00000040 */
2018-03-31 15:34:59 +02:00
# define TIM_CCMR2_OC3CE_Pos (7U)
2019-07-22 02:29:14 +02:00
# define TIM_CCMR2_OC3CE_Msk (0x1UL << TIM_CCMR2_OC3CE_Pos) /*!< 0x00000080 */
2018-03-31 15:34:59 +02:00
# define TIM_CCMR2_OC3CE TIM_CCMR2_OC3CE_Msk /*!<Output Compare 3 Clear Enable */
# define TIM_CCMR2_CC4S_Pos (8U)
2019-07-22 02:29:14 +02:00
# define TIM_CCMR2_CC4S_Msk (0x3UL << TIM_CCMR2_CC4S_Pos) /*!< 0x00000300 */
2018-03-31 15:34:59 +02:00
# define TIM_CCMR2_CC4S TIM_CCMR2_CC4S_Msk /*!<CC4S[1:0] bits (Capture/Compare 4 Selection) */
2019-07-22 02:29:14 +02:00
# define TIM_CCMR2_CC4S_0 (0x1UL << TIM_CCMR2_CC4S_Pos) /*!< 0x00000100 */
# define TIM_CCMR2_CC4S_1 (0x2UL << TIM_CCMR2_CC4S_Pos) /*!< 0x00000200 */
2018-03-31 15:34:59 +02:00
# define TIM_CCMR2_OC4FE_Pos (10U)
2019-07-22 02:29:14 +02:00
# define TIM_CCMR2_OC4FE_Msk (0x1UL << TIM_CCMR2_OC4FE_Pos) /*!< 0x00000400 */
2018-03-31 15:34:59 +02:00
# define TIM_CCMR2_OC4FE TIM_CCMR2_OC4FE_Msk /*!<Output Compare 4 Fast enable */
# define TIM_CCMR2_OC4PE_Pos (11U)
2019-07-22 02:29:14 +02:00
# define TIM_CCMR2_OC4PE_Msk (0x1UL << TIM_CCMR2_OC4PE_Pos) /*!< 0x00000800 */
2018-03-31 15:34:59 +02:00
# define TIM_CCMR2_OC4PE TIM_CCMR2_OC4PE_Msk /*!<Output Compare 4 Preload enable */
# define TIM_CCMR2_OC4M_Pos (12U)
2019-07-22 02:29:14 +02:00
# define TIM_CCMR2_OC4M_Msk (0x7UL << TIM_CCMR2_OC4M_Pos) /*!< 0x00007000 */
2018-03-31 15:34:59 +02:00
# define TIM_CCMR2_OC4M TIM_CCMR2_OC4M_Msk /*!<OC4M[2:0] bits (Output Compare 4 Mode) */
2019-07-22 02:29:14 +02:00
# define TIM_CCMR2_OC4M_0 (0x1UL << TIM_CCMR2_OC4M_Pos) /*!< 0x00001000 */
# define TIM_CCMR2_OC4M_1 (0x2UL << TIM_CCMR2_OC4M_Pos) /*!< 0x00002000 */
# define TIM_CCMR2_OC4M_2 (0x4UL << TIM_CCMR2_OC4M_Pos) /*!< 0x00004000 */
2018-03-31 15:34:59 +02:00
# define TIM_CCMR2_OC4CE_Pos (15U)
2019-07-22 02:29:14 +02:00
# define TIM_CCMR2_OC4CE_Msk (0x1UL << TIM_CCMR2_OC4CE_Pos) /*!< 0x00008000 */
2018-03-31 15:34:59 +02:00
# define TIM_CCMR2_OC4CE TIM_CCMR2_OC4CE_Msk /*!<Output Compare 4 Clear Enable */
/*---------------------------------------------------------------------------*/
# define TIM_CCMR2_IC3PSC_Pos (2U)
2019-07-22 02:29:14 +02:00
# define TIM_CCMR2_IC3PSC_Msk (0x3UL << TIM_CCMR2_IC3PSC_Pos) /*!< 0x0000000C */
2018-03-31 15:34:59 +02:00
# define TIM_CCMR2_IC3PSC TIM_CCMR2_IC3PSC_Msk /*!<IC3PSC[1:0] bits (Input Capture 3 Prescaler) */
2019-07-22 02:29:14 +02:00
# define TIM_CCMR2_IC3PSC_0 (0x1UL << TIM_CCMR2_IC3PSC_Pos) /*!< 0x00000004 */
# define TIM_CCMR2_IC3PSC_1 (0x2UL << TIM_CCMR2_IC3PSC_Pos) /*!< 0x00000008 */
2018-03-31 15:34:59 +02:00
# define TIM_CCMR2_IC3F_Pos (4U)
2019-07-22 02:29:14 +02:00
# define TIM_CCMR2_IC3F_Msk (0xFUL << TIM_CCMR2_IC3F_Pos) /*!< 0x000000F0 */
2018-03-31 15:34:59 +02:00
# define TIM_CCMR2_IC3F TIM_CCMR2_IC3F_Msk /*!<IC3F[3:0] bits (Input Capture 3 Filter) */
2019-07-22 02:29:14 +02:00
# define TIM_CCMR2_IC3F_0 (0x1UL << TIM_CCMR2_IC3F_Pos) /*!< 0x00000010 */
# define TIM_CCMR2_IC3F_1 (0x2UL << TIM_CCMR2_IC3F_Pos) /*!< 0x00000020 */
# define TIM_CCMR2_IC3F_2 (0x4UL << TIM_CCMR2_IC3F_Pos) /*!< 0x00000040 */
# define TIM_CCMR2_IC3F_3 (0x8UL << TIM_CCMR2_IC3F_Pos) /*!< 0x00000080 */
2018-03-31 15:34:59 +02:00
# define TIM_CCMR2_IC4PSC_Pos (10U)
2019-07-22 02:29:14 +02:00
# define TIM_CCMR2_IC4PSC_Msk (0x3UL << TIM_CCMR2_IC4PSC_Pos) /*!< 0x00000C00 */
2018-03-31 15:34:59 +02:00
# define TIM_CCMR2_IC4PSC TIM_CCMR2_IC4PSC_Msk /*!<IC4PSC[1:0] bits (Input Capture 4 Prescaler) */
2019-07-22 02:29:14 +02:00
# define TIM_CCMR2_IC4PSC_0 (0x1UL << TIM_CCMR2_IC4PSC_Pos) /*!< 0x00000400 */
# define TIM_CCMR2_IC4PSC_1 (0x2UL << TIM_CCMR2_IC4PSC_Pos) /*!< 0x00000800 */
2018-03-31 15:34:59 +02:00
# define TIM_CCMR2_IC4F_Pos (12U)
2019-07-22 02:29:14 +02:00
# define TIM_CCMR2_IC4F_Msk (0xFUL << TIM_CCMR2_IC4F_Pos) /*!< 0x0000F000 */
2018-03-31 15:34:59 +02:00
# define TIM_CCMR2_IC4F TIM_CCMR2_IC4F_Msk /*!<IC4F[3:0] bits (Input Capture 4 Filter) */
2019-07-22 02:29:14 +02:00
# define TIM_CCMR2_IC4F_0 (0x1UL << TIM_CCMR2_IC4F_Pos) /*!< 0x00001000 */
# define TIM_CCMR2_IC4F_1 (0x2UL << TIM_CCMR2_IC4F_Pos) /*!< 0x00002000 */
# define TIM_CCMR2_IC4F_2 (0x4UL << TIM_CCMR2_IC4F_Pos) /*!< 0x00004000 */
# define TIM_CCMR2_IC4F_3 (0x8UL << TIM_CCMR2_IC4F_Pos) /*!< 0x00008000 */
2018-03-31 15:34:59 +02:00
/******************* Bit definition for TIM_CCER register ******************/
# define TIM_CCER_CC1E_Pos (0U)
2019-07-22 02:29:14 +02:00
# define TIM_CCER_CC1E_Msk (0x1UL << TIM_CCER_CC1E_Pos) /*!< 0x00000001 */
2018-03-31 15:34:59 +02:00
# define TIM_CCER_CC1E TIM_CCER_CC1E_Msk /*!<Capture/Compare 1 output enable */
# define TIM_CCER_CC1P_Pos (1U)
2019-07-22 02:29:14 +02:00
# define TIM_CCER_CC1P_Msk (0x1UL << TIM_CCER_CC1P_Pos) /*!< 0x00000002 */
2018-03-31 15:34:59 +02:00
# define TIM_CCER_CC1P TIM_CCER_CC1P_Msk /*!<Capture/Compare 1 output Polarity */
# define TIM_CCER_CC1NE_Pos (2U)
2019-07-22 02:29:14 +02:00
# define TIM_CCER_CC1NE_Msk (0x1UL << TIM_CCER_CC1NE_Pos) /*!< 0x00000004 */
2018-03-31 15:34:59 +02:00
# define TIM_CCER_CC1NE TIM_CCER_CC1NE_Msk /*!<Capture/Compare 1 Complementary output enable */
# define TIM_CCER_CC1NP_Pos (3U)
2019-07-22 02:29:14 +02:00
# define TIM_CCER_CC1NP_Msk (0x1UL << TIM_CCER_CC1NP_Pos) /*!< 0x00000008 */
2018-03-31 15:34:59 +02:00
# define TIM_CCER_CC1NP TIM_CCER_CC1NP_Msk /*!<Capture/Compare 1 Complementary output Polarity */
# define TIM_CCER_CC2E_Pos (4U)
2019-07-22 02:29:14 +02:00
# define TIM_CCER_CC2E_Msk (0x1UL << TIM_CCER_CC2E_Pos) /*!< 0x00000010 */
2018-03-31 15:34:59 +02:00
# define TIM_CCER_CC2E TIM_CCER_CC2E_Msk /*!<Capture/Compare 2 output enable */
# define TIM_CCER_CC2P_Pos (5U)
2019-07-22 02:29:14 +02:00
# define TIM_CCER_CC2P_Msk (0x1UL << TIM_CCER_CC2P_Pos) /*!< 0x00000020 */
2018-03-31 15:34:59 +02:00
# define TIM_CCER_CC2P TIM_CCER_CC2P_Msk /*!<Capture/Compare 2 output Polarity */
# define TIM_CCER_CC2NE_Pos (6U)
2019-07-22 02:29:14 +02:00
# define TIM_CCER_CC2NE_Msk (0x1UL << TIM_CCER_CC2NE_Pos) /*!< 0x00000040 */
2018-03-31 15:34:59 +02:00
# define TIM_CCER_CC2NE TIM_CCER_CC2NE_Msk /*!<Capture/Compare 2 Complementary output enable */
# define TIM_CCER_CC2NP_Pos (7U)
2019-07-22 02:29:14 +02:00
# define TIM_CCER_CC2NP_Msk (0x1UL << TIM_CCER_CC2NP_Pos) /*!< 0x00000080 */
2018-03-31 15:34:59 +02:00
# define TIM_CCER_CC2NP TIM_CCER_CC2NP_Msk /*!<Capture/Compare 2 Complementary output Polarity */
# define TIM_CCER_CC3E_Pos (8U)
2019-07-22 02:29:14 +02:00
# define TIM_CCER_CC3E_Msk (0x1UL << TIM_CCER_CC3E_Pos) /*!< 0x00000100 */
2018-03-31 15:34:59 +02:00
# define TIM_CCER_CC3E TIM_CCER_CC3E_Msk /*!<Capture/Compare 3 output enable */
# define TIM_CCER_CC3P_Pos (9U)
2019-07-22 02:29:14 +02:00
# define TIM_CCER_CC3P_Msk (0x1UL << TIM_CCER_CC3P_Pos) /*!< 0x00000200 */
2018-03-31 15:34:59 +02:00
# define TIM_CCER_CC3P TIM_CCER_CC3P_Msk /*!<Capture/Compare 3 output Polarity */
# define TIM_CCER_CC3NE_Pos (10U)
2019-07-22 02:29:14 +02:00
# define TIM_CCER_CC3NE_Msk (0x1UL << TIM_CCER_CC3NE_Pos) /*!< 0x00000400 */
2018-03-31 15:34:59 +02:00
# define TIM_CCER_CC3NE TIM_CCER_CC3NE_Msk /*!<Capture/Compare 3 Complementary output enable */
# define TIM_CCER_CC3NP_Pos (11U)
2019-07-22 02:29:14 +02:00
# define TIM_CCER_CC3NP_Msk (0x1UL << TIM_CCER_CC3NP_Pos) /*!< 0x00000800 */
2018-03-31 15:34:59 +02:00
# define TIM_CCER_CC3NP TIM_CCER_CC3NP_Msk /*!<Capture/Compare 3 Complementary output Polarity */
# define TIM_CCER_CC4E_Pos (12U)
2019-07-22 02:29:14 +02:00
# define TIM_CCER_CC4E_Msk (0x1UL << TIM_CCER_CC4E_Pos) /*!< 0x00001000 */
2018-03-31 15:34:59 +02:00
# define TIM_CCER_CC4E TIM_CCER_CC4E_Msk /*!<Capture/Compare 4 output enable */
# define TIM_CCER_CC4P_Pos (13U)
2019-07-22 02:29:14 +02:00
# define TIM_CCER_CC4P_Msk (0x1UL << TIM_CCER_CC4P_Pos) /*!< 0x00002000 */
2018-03-31 15:34:59 +02:00
# define TIM_CCER_CC4P TIM_CCER_CC4P_Msk /*!<Capture/Compare 4 output Polarity */
/******************* Bit definition for TIM_CNT register *******************/
# define TIM_CNT_CNT_Pos (0U)
2019-07-22 02:29:14 +02:00
# define TIM_CNT_CNT_Msk (0xFFFFFFFFUL << TIM_CNT_CNT_Pos) /*!< 0xFFFFFFFF */
2018-03-31 15:34:59 +02:00
# define TIM_CNT_CNT TIM_CNT_CNT_Msk /*!<Counter Value */
/******************* Bit definition for TIM_PSC register *******************/
# define TIM_PSC_PSC_Pos (0U)
2019-07-22 02:29:14 +02:00
# define TIM_PSC_PSC_Msk (0xFFFFUL << TIM_PSC_PSC_Pos) /*!< 0x0000FFFF */
2018-03-31 15:34:59 +02:00
# define TIM_PSC_PSC TIM_PSC_PSC_Msk /*!<Prescaler Value */
/******************* Bit definition for TIM_ARR register *******************/
# define TIM_ARR_ARR_Pos (0U)
2019-07-22 02:29:14 +02:00
# define TIM_ARR_ARR_Msk (0xFFFFFFFFUL << TIM_ARR_ARR_Pos) /*!< 0xFFFFFFFF */
2018-03-31 15:34:59 +02:00
# define TIM_ARR_ARR TIM_ARR_ARR_Msk /*!<actual auto-reload Value */
/******************* Bit definition for TIM_RCR register *******************/
# define TIM_RCR_REP_Pos (0U)
2019-07-22 02:29:14 +02:00
# define TIM_RCR_REP_Msk (0xFFUL << TIM_RCR_REP_Pos) /*!< 0x000000FF */
2018-03-31 15:34:59 +02:00
# define TIM_RCR_REP TIM_RCR_REP_Msk /*!<Repetition Counter Value */
/******************* Bit definition for TIM_CCR1 register ******************/
# define TIM_CCR1_CCR1_Pos (0U)
2019-07-22 02:29:14 +02:00
# define TIM_CCR1_CCR1_Msk (0xFFFFUL << TIM_CCR1_CCR1_Pos) /*!< 0x0000FFFF */
2018-03-31 15:34:59 +02:00
# define TIM_CCR1_CCR1 TIM_CCR1_CCR1_Msk /*!<Capture/Compare 1 Value */
/******************* Bit definition for TIM_CCR2 register ******************/
# define TIM_CCR2_CCR2_Pos (0U)
2019-07-22 02:29:14 +02:00
# define TIM_CCR2_CCR2_Msk (0xFFFFUL << TIM_CCR2_CCR2_Pos) /*!< 0x0000FFFF */
2018-03-31 15:34:59 +02:00
# define TIM_CCR2_CCR2 TIM_CCR2_CCR2_Msk /*!<Capture/Compare 2 Value */
/******************* Bit definition for TIM_CCR3 register ******************/
# define TIM_CCR3_CCR3_Pos (0U)
2019-07-22 02:29:14 +02:00
# define TIM_CCR3_CCR3_Msk (0xFFFFUL << TIM_CCR3_CCR3_Pos) /*!< 0x0000FFFF */
2018-03-31 15:34:59 +02:00
# define TIM_CCR3_CCR3 TIM_CCR3_CCR3_Msk /*!<Capture/Compare 3 Value */
/******************* Bit definition for TIM_CCR4 register ******************/
# define TIM_CCR4_CCR4_Pos (0U)
2019-07-22 02:29:14 +02:00
# define TIM_CCR4_CCR4_Msk (0xFFFFUL << TIM_CCR4_CCR4_Pos) /*!< 0x0000FFFF */
2018-03-31 15:34:59 +02:00
# define TIM_CCR4_CCR4 TIM_CCR4_CCR4_Msk /*!<Capture/Compare 4 Value */
/******************* Bit definition for TIM_BDTR register ******************/
# define TIM_BDTR_DTG_Pos (0U)
2019-07-22 02:29:14 +02:00
# define TIM_BDTR_DTG_Msk (0xFFUL << TIM_BDTR_DTG_Pos) /*!< 0x000000FF */
2018-03-31 15:34:59 +02:00
# define TIM_BDTR_DTG TIM_BDTR_DTG_Msk /*!<DTG[0:7] bits (Dead-Time Generator set-up) */
2019-07-22 02:29:14 +02:00
# define TIM_BDTR_DTG_0 (0x01UL << TIM_BDTR_DTG_Pos) /*!< 0x00000001 */
# define TIM_BDTR_DTG_1 (0x02UL << TIM_BDTR_DTG_Pos) /*!< 0x00000002 */
# define TIM_BDTR_DTG_2 (0x04UL << TIM_BDTR_DTG_Pos) /*!< 0x00000004 */
# define TIM_BDTR_DTG_3 (0x08UL << TIM_BDTR_DTG_Pos) /*!< 0x00000008 */
# define TIM_BDTR_DTG_4 (0x10UL << TIM_BDTR_DTG_Pos) /*!< 0x00000010 */
# define TIM_BDTR_DTG_5 (0x20UL << TIM_BDTR_DTG_Pos) /*!< 0x00000020 */
# define TIM_BDTR_DTG_6 (0x40UL << TIM_BDTR_DTG_Pos) /*!< 0x00000040 */
# define TIM_BDTR_DTG_7 (0x80UL << TIM_BDTR_DTG_Pos) /*!< 0x00000080 */
2018-03-31 15:34:59 +02:00
# define TIM_BDTR_LOCK_Pos (8U)
2019-07-22 02:29:14 +02:00
# define TIM_BDTR_LOCK_Msk (0x3UL << TIM_BDTR_LOCK_Pos) /*!< 0x00000300 */
2018-03-31 15:34:59 +02:00
# define TIM_BDTR_LOCK TIM_BDTR_LOCK_Msk /*!<LOCK[1:0] bits (Lock Configuration) */
2019-07-22 02:29:14 +02:00
# define TIM_BDTR_LOCK_0 (0x1UL << TIM_BDTR_LOCK_Pos) /*!< 0x00000100 */
# define TIM_BDTR_LOCK_1 (0x2UL << TIM_BDTR_LOCK_Pos) /*!< 0x00000200 */
2018-03-31 15:34:59 +02:00
# define TIM_BDTR_OSSI_Pos (10U)
2019-07-22 02:29:14 +02:00
# define TIM_BDTR_OSSI_Msk (0x1UL << TIM_BDTR_OSSI_Pos) /*!< 0x00000400 */
2018-03-31 15:34:59 +02:00
# define TIM_BDTR_OSSI TIM_BDTR_OSSI_Msk /*!<Off-State Selection for Idle mode */
# define TIM_BDTR_OSSR_Pos (11U)
2019-07-22 02:29:14 +02:00
# define TIM_BDTR_OSSR_Msk (0x1UL << TIM_BDTR_OSSR_Pos) /*!< 0x00000800 */
2018-03-31 15:34:59 +02:00
# define TIM_BDTR_OSSR TIM_BDTR_OSSR_Msk /*!<Off-State Selection for Run mode */
# define TIM_BDTR_BKE_Pos (12U)
2019-07-22 02:29:14 +02:00
# define TIM_BDTR_BKE_Msk (0x1UL << TIM_BDTR_BKE_Pos) /*!< 0x00001000 */
2018-03-31 15:34:59 +02:00
# define TIM_BDTR_BKE TIM_BDTR_BKE_Msk /*!<Break enable */
# define TIM_BDTR_BKP_Pos (13U)
2019-07-22 02:29:14 +02:00
# define TIM_BDTR_BKP_Msk (0x1UL << TIM_BDTR_BKP_Pos) /*!< 0x00002000 */
2018-03-31 15:34:59 +02:00
# define TIM_BDTR_BKP TIM_BDTR_BKP_Msk /*!<Break Polarity */
# define TIM_BDTR_AOE_Pos (14U)
2019-07-22 02:29:14 +02:00
# define TIM_BDTR_AOE_Msk (0x1UL << TIM_BDTR_AOE_Pos) /*!< 0x00004000 */
2018-03-31 15:34:59 +02:00
# define TIM_BDTR_AOE TIM_BDTR_AOE_Msk /*!<Automatic Output enable */
# define TIM_BDTR_MOE_Pos (15U)
2019-07-22 02:29:14 +02:00
# define TIM_BDTR_MOE_Msk (0x1UL << TIM_BDTR_MOE_Pos) /*!< 0x00008000 */
2018-03-31 15:34:59 +02:00
# define TIM_BDTR_MOE TIM_BDTR_MOE_Msk /*!<Main Output enable */
/******************* Bit definition for TIM_DCR register *******************/
# define TIM_DCR_DBA_Pos (0U)
2019-07-22 02:29:14 +02:00
# define TIM_DCR_DBA_Msk (0x1FUL << TIM_DCR_DBA_Pos) /*!< 0x0000001F */
2018-03-31 15:34:59 +02:00
# define TIM_DCR_DBA TIM_DCR_DBA_Msk /*!<DBA[4:0] bits (DMA Base Address) */
2019-07-22 02:29:14 +02:00
# define TIM_DCR_DBA_0 (0x01UL << TIM_DCR_DBA_Pos) /*!< 0x00000001 */
# define TIM_DCR_DBA_1 (0x02UL << TIM_DCR_DBA_Pos) /*!< 0x00000002 */
# define TIM_DCR_DBA_2 (0x04UL << TIM_DCR_DBA_Pos) /*!< 0x00000004 */
# define TIM_DCR_DBA_3 (0x08UL << TIM_DCR_DBA_Pos) /*!< 0x00000008 */
# define TIM_DCR_DBA_4 (0x10UL << TIM_DCR_DBA_Pos) /*!< 0x00000010 */
2018-03-31 15:34:59 +02:00
# define TIM_DCR_DBL_Pos (8U)
2019-07-22 02:29:14 +02:00
# define TIM_DCR_DBL_Msk (0x1FUL << TIM_DCR_DBL_Pos) /*!< 0x00001F00 */
2018-03-31 15:34:59 +02:00
# define TIM_DCR_DBL TIM_DCR_DBL_Msk /*!<DBL[4:0] bits (DMA Burst Length) */
2019-07-22 02:29:14 +02:00
# define TIM_DCR_DBL_0 (0x01UL << TIM_DCR_DBL_Pos) /*!< 0x00000100 */
# define TIM_DCR_DBL_1 (0x02UL << TIM_DCR_DBL_Pos) /*!< 0x00000200 */
# define TIM_DCR_DBL_2 (0x04UL << TIM_DCR_DBL_Pos) /*!< 0x00000400 */
# define TIM_DCR_DBL_3 (0x08UL << TIM_DCR_DBL_Pos) /*!< 0x00000800 */
# define TIM_DCR_DBL_4 (0x10UL << TIM_DCR_DBL_Pos) /*!< 0x00001000 */
2018-03-31 15:34:59 +02:00
/******************* Bit definition for TIM_DMAR register ******************/
# define TIM_DMAR_DMAB_Pos (0U)
2019-07-22 02:29:14 +02:00
# define TIM_DMAR_DMAB_Msk (0xFFFFUL << TIM_DMAR_DMAB_Pos) /*!< 0x0000FFFF */
2018-03-31 15:34:59 +02:00
# define TIM_DMAR_DMAB TIM_DMAR_DMAB_Msk /*!<DMA register for burst accesses */
/******************************************************************************/
/* */
/* Real-Time Clock */
/* */
/******************************************************************************/
/******************* Bit definition for RTC_CRH register ********************/
# define RTC_CRH_SECIE_Pos (0U)
2019-07-22 02:29:14 +02:00
# define RTC_CRH_SECIE_Msk (0x1UL << RTC_CRH_SECIE_Pos) /*!< 0x00000001 */
2018-03-31 15:34:59 +02:00
# define RTC_CRH_SECIE RTC_CRH_SECIE_Msk /*!< Second Interrupt Enable */
# define RTC_CRH_ALRIE_Pos (1U)
2019-07-22 02:29:14 +02:00
# define RTC_CRH_ALRIE_Msk (0x1UL << RTC_CRH_ALRIE_Pos) /*!< 0x00000002 */
2018-03-31 15:34:59 +02:00
# define RTC_CRH_ALRIE RTC_CRH_ALRIE_Msk /*!< Alarm Interrupt Enable */
# define RTC_CRH_OWIE_Pos (2U)
2019-07-22 02:29:14 +02:00
# define RTC_CRH_OWIE_Msk (0x1UL << RTC_CRH_OWIE_Pos) /*!< 0x00000004 */
2018-03-31 15:34:59 +02:00
# define RTC_CRH_OWIE RTC_CRH_OWIE_Msk /*!< OverfloW Interrupt Enable */
/******************* Bit definition for RTC_CRL register ********************/
# define RTC_CRL_SECF_Pos (0U)
2019-07-22 02:29:14 +02:00
# define RTC_CRL_SECF_Msk (0x1UL << RTC_CRL_SECF_Pos) /*!< 0x00000001 */
2018-03-31 15:34:59 +02:00
# define RTC_CRL_SECF RTC_CRL_SECF_Msk /*!< Second Flag */
# define RTC_CRL_ALRF_Pos (1U)
2019-07-22 02:29:14 +02:00
# define RTC_CRL_ALRF_Msk (0x1UL << RTC_CRL_ALRF_Pos) /*!< 0x00000002 */
2018-03-31 15:34:59 +02:00
# define RTC_CRL_ALRF RTC_CRL_ALRF_Msk /*!< Alarm Flag */
# define RTC_CRL_OWF_Pos (2U)
2019-07-22 02:29:14 +02:00
# define RTC_CRL_OWF_Msk (0x1UL << RTC_CRL_OWF_Pos) /*!< 0x00000004 */
2018-03-31 15:34:59 +02:00
# define RTC_CRL_OWF RTC_CRL_OWF_Msk /*!< OverfloW Flag */
# define RTC_CRL_RSF_Pos (3U)
2019-07-22 02:29:14 +02:00
# define RTC_CRL_RSF_Msk (0x1UL << RTC_CRL_RSF_Pos) /*!< 0x00000008 */
2018-03-31 15:34:59 +02:00
# define RTC_CRL_RSF RTC_CRL_RSF_Msk /*!< Registers Synchronized Flag */
# define RTC_CRL_CNF_Pos (4U)
2019-07-22 02:29:14 +02:00
# define RTC_CRL_CNF_Msk (0x1UL << RTC_CRL_CNF_Pos) /*!< 0x00000010 */
2018-03-31 15:34:59 +02:00
# define RTC_CRL_CNF RTC_CRL_CNF_Msk /*!< Configuration Flag */
# define RTC_CRL_RTOFF_Pos (5U)
2019-07-22 02:29:14 +02:00
# define RTC_CRL_RTOFF_Msk (0x1UL << RTC_CRL_RTOFF_Pos) /*!< 0x00000020 */
2018-03-31 15:34:59 +02:00
# define RTC_CRL_RTOFF RTC_CRL_RTOFF_Msk /*!< RTC operation OFF */
/******************* Bit definition for RTC_PRLH register *******************/
# define RTC_PRLH_PRL_Pos (0U)
2019-07-22 02:29:14 +02:00
# define RTC_PRLH_PRL_Msk (0xFUL << RTC_PRLH_PRL_Pos) /*!< 0x0000000F */
2018-03-31 15:34:59 +02:00
# define RTC_PRLH_PRL RTC_PRLH_PRL_Msk /*!< RTC Prescaler Reload Value High */
/******************* Bit definition for RTC_PRLL register *******************/
# define RTC_PRLL_PRL_Pos (0U)
2019-07-22 02:29:14 +02:00
# define RTC_PRLL_PRL_Msk (0xFFFFUL << RTC_PRLL_PRL_Pos) /*!< 0x0000FFFF */
2018-03-31 15:34:59 +02:00
# define RTC_PRLL_PRL RTC_PRLL_PRL_Msk /*!< RTC Prescaler Reload Value Low */
/******************* Bit definition for RTC_DIVH register *******************/
# define RTC_DIVH_RTC_DIV_Pos (0U)
2019-07-22 02:29:14 +02:00
# define RTC_DIVH_RTC_DIV_Msk (0xFUL << RTC_DIVH_RTC_DIV_Pos) /*!< 0x0000000F */
2018-03-31 15:34:59 +02:00
# define RTC_DIVH_RTC_DIV RTC_DIVH_RTC_DIV_Msk /*!< RTC Clock Divider High */
/******************* Bit definition for RTC_DIVL register *******************/
# define RTC_DIVL_RTC_DIV_Pos (0U)
2019-07-22 02:29:14 +02:00
# define RTC_DIVL_RTC_DIV_Msk (0xFFFFUL << RTC_DIVL_RTC_DIV_Pos) /*!< 0x0000FFFF */
2018-03-31 15:34:59 +02:00
# define RTC_DIVL_RTC_DIV RTC_DIVL_RTC_DIV_Msk /*!< RTC Clock Divider Low */
/******************* Bit definition for RTC_CNTH register *******************/
# define RTC_CNTH_RTC_CNT_Pos (0U)
2019-07-22 02:29:14 +02:00
# define RTC_CNTH_RTC_CNT_Msk (0xFFFFUL << RTC_CNTH_RTC_CNT_Pos) /*!< 0x0000FFFF */
2018-03-31 15:34:59 +02:00
# define RTC_CNTH_RTC_CNT RTC_CNTH_RTC_CNT_Msk /*!< RTC Counter High */
/******************* Bit definition for RTC_CNTL register *******************/
# define RTC_CNTL_RTC_CNT_Pos (0U)
2019-07-22 02:29:14 +02:00
# define RTC_CNTL_RTC_CNT_Msk (0xFFFFUL << RTC_CNTL_RTC_CNT_Pos) /*!< 0x0000FFFF */
2018-03-31 15:34:59 +02:00
# define RTC_CNTL_RTC_CNT RTC_CNTL_RTC_CNT_Msk /*!< RTC Counter Low */
/******************* Bit definition for RTC_ALRH register *******************/
# define RTC_ALRH_RTC_ALR_Pos (0U)
2019-07-22 02:29:14 +02:00
# define RTC_ALRH_RTC_ALR_Msk (0xFFFFUL << RTC_ALRH_RTC_ALR_Pos) /*!< 0x0000FFFF */
2018-03-31 15:34:59 +02:00
# define RTC_ALRH_RTC_ALR RTC_ALRH_RTC_ALR_Msk /*!< RTC Alarm High */
/******************* Bit definition for RTC_ALRL register *******************/
# define RTC_ALRL_RTC_ALR_Pos (0U)
2019-07-22 02:29:14 +02:00
# define RTC_ALRL_RTC_ALR_Msk (0xFFFFUL << RTC_ALRL_RTC_ALR_Pos) /*!< 0x0000FFFF */
2018-03-31 15:34:59 +02:00
# define RTC_ALRL_RTC_ALR RTC_ALRL_RTC_ALR_Msk /*!< RTC Alarm Low */
/******************************************************************************/
/* */
/* Independent WATCHDOG (IWDG) */
/* */
/******************************************************************************/
/******************* Bit definition for IWDG_KR register ********************/
# define IWDG_KR_KEY_Pos (0U)
2019-07-22 02:29:14 +02:00
# define IWDG_KR_KEY_Msk (0xFFFFUL << IWDG_KR_KEY_Pos) /*!< 0x0000FFFF */
2018-03-31 15:34:59 +02:00
# define IWDG_KR_KEY IWDG_KR_KEY_Msk /*!< Key value (write only, read 0000h) */
/******************* Bit definition for IWDG_PR register ********************/
# define IWDG_PR_PR_Pos (0U)
2019-07-22 02:29:14 +02:00
# define IWDG_PR_PR_Msk (0x7UL << IWDG_PR_PR_Pos) /*!< 0x00000007 */
2018-03-31 15:34:59 +02:00
# define IWDG_PR_PR IWDG_PR_PR_Msk /*!< PR[2:0] (Prescaler divider) */
2019-07-22 02:29:14 +02:00
# define IWDG_PR_PR_0 (0x1UL << IWDG_PR_PR_Pos) /*!< 0x00000001 */
# define IWDG_PR_PR_1 (0x2UL << IWDG_PR_PR_Pos) /*!< 0x00000002 */
# define IWDG_PR_PR_2 (0x4UL << IWDG_PR_PR_Pos) /*!< 0x00000004 */
2018-03-31 15:34:59 +02:00
/******************* Bit definition for IWDG_RLR register *******************/
# define IWDG_RLR_RL_Pos (0U)
2019-07-22 02:29:14 +02:00
# define IWDG_RLR_RL_Msk (0xFFFUL << IWDG_RLR_RL_Pos) /*!< 0x00000FFF */
2018-03-31 15:34:59 +02:00
# define IWDG_RLR_RL IWDG_RLR_RL_Msk /*!< Watchdog counter reload value */
/******************* Bit definition for IWDG_SR register ********************/
# define IWDG_SR_PVU_Pos (0U)
2019-07-22 02:29:14 +02:00
# define IWDG_SR_PVU_Msk (0x1UL << IWDG_SR_PVU_Pos) /*!< 0x00000001 */
2018-03-31 15:34:59 +02:00
# define IWDG_SR_PVU IWDG_SR_PVU_Msk /*!< Watchdog prescaler value update */
# define IWDG_SR_RVU_Pos (1U)
2019-07-22 02:29:14 +02:00
# define IWDG_SR_RVU_Msk (0x1UL << IWDG_SR_RVU_Pos) /*!< 0x00000002 */
2018-03-31 15:34:59 +02:00
# define IWDG_SR_RVU IWDG_SR_RVU_Msk /*!< Watchdog counter reload value update */
/******************************************************************************/
/* */
/* Window WATCHDOG (WWDG) */
/* */
/******************************************************************************/
/******************* Bit definition for WWDG_CR register ********************/
# define WWDG_CR_T_Pos (0U)
2019-07-22 02:29:14 +02:00
# define WWDG_CR_T_Msk (0x7FUL << WWDG_CR_T_Pos) /*!< 0x0000007F */
2018-03-31 15:34:59 +02:00
# define WWDG_CR_T WWDG_CR_T_Msk /*!< T[6:0] bits (7-Bit counter (MSB to LSB)) */
2019-07-22 02:29:14 +02:00
# define WWDG_CR_T_0 (0x01UL << WWDG_CR_T_Pos) /*!< 0x00000001 */
# define WWDG_CR_T_1 (0x02UL << WWDG_CR_T_Pos) /*!< 0x00000002 */
# define WWDG_CR_T_2 (0x04UL << WWDG_CR_T_Pos) /*!< 0x00000004 */
# define WWDG_CR_T_3 (0x08UL << WWDG_CR_T_Pos) /*!< 0x00000008 */
# define WWDG_CR_T_4 (0x10UL << WWDG_CR_T_Pos) /*!< 0x00000010 */
# define WWDG_CR_T_5 (0x20UL << WWDG_CR_T_Pos) /*!< 0x00000020 */
# define WWDG_CR_T_6 (0x40UL << WWDG_CR_T_Pos) /*!< 0x00000040 */
2018-03-31 15:34:59 +02:00
/* Legacy defines */
# define WWDG_CR_T0 WWDG_CR_T_0
# define WWDG_CR_T1 WWDG_CR_T_1
# define WWDG_CR_T2 WWDG_CR_T_2
# define WWDG_CR_T3 WWDG_CR_T_3
# define WWDG_CR_T4 WWDG_CR_T_4
# define WWDG_CR_T5 WWDG_CR_T_5
# define WWDG_CR_T6 WWDG_CR_T_6
# define WWDG_CR_WDGA_Pos (7U)
2019-07-22 02:29:14 +02:00
# define WWDG_CR_WDGA_Msk (0x1UL << WWDG_CR_WDGA_Pos) /*!< 0x00000080 */
2018-03-31 15:34:59 +02:00
# define WWDG_CR_WDGA WWDG_CR_WDGA_Msk /*!< Activation bit */
/******************* Bit definition for WWDG_CFR register *******************/
# define WWDG_CFR_W_Pos (0U)
2019-07-22 02:29:14 +02:00
# define WWDG_CFR_W_Msk (0x7FUL << WWDG_CFR_W_Pos) /*!< 0x0000007F */
2018-03-31 15:34:59 +02:00
# define WWDG_CFR_W WWDG_CFR_W_Msk /*!< W[6:0] bits (7-bit window value) */
2019-07-22 02:29:14 +02:00
# define WWDG_CFR_W_0 (0x01UL << WWDG_CFR_W_Pos) /*!< 0x00000001 */
# define WWDG_CFR_W_1 (0x02UL << WWDG_CFR_W_Pos) /*!< 0x00000002 */
# define WWDG_CFR_W_2 (0x04UL << WWDG_CFR_W_Pos) /*!< 0x00000004 */
# define WWDG_CFR_W_3 (0x08UL << WWDG_CFR_W_Pos) /*!< 0x00000008 */
# define WWDG_CFR_W_4 (0x10UL << WWDG_CFR_W_Pos) /*!< 0x00000010 */
# define WWDG_CFR_W_5 (0x20UL << WWDG_CFR_W_Pos) /*!< 0x00000020 */
# define WWDG_CFR_W_6 (0x40UL << WWDG_CFR_W_Pos) /*!< 0x00000040 */
2018-03-31 15:34:59 +02:00
/* Legacy defines */
# define WWDG_CFR_W0 WWDG_CFR_W_0
# define WWDG_CFR_W1 WWDG_CFR_W_1
# define WWDG_CFR_W2 WWDG_CFR_W_2
# define WWDG_CFR_W3 WWDG_CFR_W_3
# define WWDG_CFR_W4 WWDG_CFR_W_4
# define WWDG_CFR_W5 WWDG_CFR_W_5
# define WWDG_CFR_W6 WWDG_CFR_W_6
# define WWDG_CFR_WDGTB_Pos (7U)
2019-07-22 02:29:14 +02:00
# define WWDG_CFR_WDGTB_Msk (0x3UL << WWDG_CFR_WDGTB_Pos) /*!< 0x00000180 */
2018-03-31 15:34:59 +02:00
# define WWDG_CFR_WDGTB WWDG_CFR_WDGTB_Msk /*!< WDGTB[1:0] bits (Timer Base) */
2019-07-22 02:29:14 +02:00
# define WWDG_CFR_WDGTB_0 (0x1UL << WWDG_CFR_WDGTB_Pos) /*!< 0x00000080 */
# define WWDG_CFR_WDGTB_1 (0x2UL << WWDG_CFR_WDGTB_Pos) /*!< 0x00000100 */
2018-03-31 15:34:59 +02:00
/* Legacy defines */
# define WWDG_CFR_WDGTB0 WWDG_CFR_WDGTB_0
# define WWDG_CFR_WDGTB1 WWDG_CFR_WDGTB_1
# define WWDG_CFR_EWI_Pos (9U)
2019-07-22 02:29:14 +02:00
# define WWDG_CFR_EWI_Msk (0x1UL << WWDG_CFR_EWI_Pos) /*!< 0x00000200 */
2018-03-31 15:34:59 +02:00
# define WWDG_CFR_EWI WWDG_CFR_EWI_Msk /*!< Early Wakeup Interrupt */
/******************* Bit definition for WWDG_SR register ********************/
# define WWDG_SR_EWIF_Pos (0U)
2019-07-22 02:29:14 +02:00
# define WWDG_SR_EWIF_Msk (0x1UL << WWDG_SR_EWIF_Pos) /*!< 0x00000001 */
2018-03-31 15:34:59 +02:00
# define WWDG_SR_EWIF WWDG_SR_EWIF_Msk /*!< Early Wakeup Interrupt Flag */
/******************************************************************************/
/* */
/* USB Device FS */
/* */
/******************************************************************************/
/*!< Endpoint-specific registers */
# define USB_EP0R USB_BASE /*!< Endpoint 0 register address */
# define USB_EP1R (USB_BASE + 0x00000004) /*!< Endpoint 1 register address */
# define USB_EP2R (USB_BASE + 0x00000008) /*!< Endpoint 2 register address */
# define USB_EP3R (USB_BASE + 0x0000000C) /*!< Endpoint 3 register address */
# define USB_EP4R (USB_BASE + 0x00000010) /*!< Endpoint 4 register address */
# define USB_EP5R (USB_BASE + 0x00000014) /*!< Endpoint 5 register address */
# define USB_EP6R (USB_BASE + 0x00000018) /*!< Endpoint 6 register address */
# define USB_EP7R (USB_BASE + 0x0000001C) /*!< Endpoint 7 register address */
/* bit positions */
# define USB_EP_CTR_RX_Pos (15U)
2019-07-22 02:29:14 +02:00
# define USB_EP_CTR_RX_Msk (0x1UL << USB_EP_CTR_RX_Pos) /*!< 0x00008000 */
2018-03-31 15:34:59 +02:00
# define USB_EP_CTR_RX USB_EP_CTR_RX_Msk /*!< EndPoint Correct TRansfer RX */
# define USB_EP_DTOG_RX_Pos (14U)
2019-07-22 02:29:14 +02:00
# define USB_EP_DTOG_RX_Msk (0x1UL << USB_EP_DTOG_RX_Pos) /*!< 0x00004000 */
2018-03-31 15:34:59 +02:00
# define USB_EP_DTOG_RX USB_EP_DTOG_RX_Msk /*!< EndPoint Data TOGGLE RX */
# define USB_EPRX_STAT_Pos (12U)
2019-07-22 02:29:14 +02:00
# define USB_EPRX_STAT_Msk (0x3UL << USB_EPRX_STAT_Pos) /*!< 0x00003000 */
2018-03-31 15:34:59 +02:00
# define USB_EPRX_STAT USB_EPRX_STAT_Msk /*!< EndPoint RX STATus bit field */
# define USB_EP_SETUP_Pos (11U)
2019-07-22 02:29:14 +02:00
# define USB_EP_SETUP_Msk (0x1UL << USB_EP_SETUP_Pos) /*!< 0x00000800 */
2018-03-31 15:34:59 +02:00
# define USB_EP_SETUP USB_EP_SETUP_Msk /*!< EndPoint SETUP */
# define USB_EP_T_FIELD_Pos (9U)
2019-07-22 02:29:14 +02:00
# define USB_EP_T_FIELD_Msk (0x3UL << USB_EP_T_FIELD_Pos) /*!< 0x00000600 */
2018-03-31 15:34:59 +02:00
# define USB_EP_T_FIELD USB_EP_T_FIELD_Msk /*!< EndPoint TYPE */
# define USB_EP_KIND_Pos (8U)
2019-07-22 02:29:14 +02:00
# define USB_EP_KIND_Msk (0x1UL << USB_EP_KIND_Pos) /*!< 0x00000100 */
2018-03-31 15:34:59 +02:00
# define USB_EP_KIND USB_EP_KIND_Msk /*!< EndPoint KIND */
# define USB_EP_CTR_TX_Pos (7U)
2019-07-22 02:29:14 +02:00
# define USB_EP_CTR_TX_Msk (0x1UL << USB_EP_CTR_TX_Pos) /*!< 0x00000080 */
2018-03-31 15:34:59 +02:00
# define USB_EP_CTR_TX USB_EP_CTR_TX_Msk /*!< EndPoint Correct TRansfer TX */
# define USB_EP_DTOG_TX_Pos (6U)
2019-07-22 02:29:14 +02:00
# define USB_EP_DTOG_TX_Msk (0x1UL << USB_EP_DTOG_TX_Pos) /*!< 0x00000040 */
2018-03-31 15:34:59 +02:00
# define USB_EP_DTOG_TX USB_EP_DTOG_TX_Msk /*!< EndPoint Data TOGGLE TX */
# define USB_EPTX_STAT_Pos (4U)
2019-07-22 02:29:14 +02:00
# define USB_EPTX_STAT_Msk (0x3UL << USB_EPTX_STAT_Pos) /*!< 0x00000030 */
2018-03-31 15:34:59 +02:00
# define USB_EPTX_STAT USB_EPTX_STAT_Msk /*!< EndPoint TX STATus bit field */
# define USB_EPADDR_FIELD_Pos (0U)
2019-07-22 02:29:14 +02:00
# define USB_EPADDR_FIELD_Msk (0xFUL << USB_EPADDR_FIELD_Pos) /*!< 0x0000000F */
2018-03-31 15:34:59 +02:00
# define USB_EPADDR_FIELD USB_EPADDR_FIELD_Msk /*!< EndPoint ADDRess FIELD */
/* EndPoint REGister MASK (no toggle fields) */
# define USB_EPREG_MASK (USB_EP_CTR_RX|USB_EP_SETUP|USB_EP_T_FIELD|USB_EP_KIND|USB_EP_CTR_TX|USB_EPADDR_FIELD)
/*!< EP_TYPE[1:0] EndPoint TYPE */
# define USB_EP_TYPE_MASK_Pos (9U)
2019-07-22 02:29:14 +02:00
# define USB_EP_TYPE_MASK_Msk (0x3UL << USB_EP_TYPE_MASK_Pos) /*!< 0x00000600 */
2018-03-31 15:34:59 +02:00
# define USB_EP_TYPE_MASK USB_EP_TYPE_MASK_Msk /*!< EndPoint TYPE Mask */
# define USB_EP_BULK 0x00000000U /*!< EndPoint BULK */
# define USB_EP_CONTROL 0x00000200U /*!< EndPoint CONTROL */
# define USB_EP_ISOCHRONOUS 0x00000400U /*!< EndPoint ISOCHRONOUS */
# define USB_EP_INTERRUPT 0x00000600U /*!< EndPoint INTERRUPT */
# define USB_EP_T_MASK (~USB_EP_T_FIELD & USB_EPREG_MASK)
# define USB_EPKIND_MASK (~USB_EP_KIND & USB_EPREG_MASK) /*!< EP_KIND EndPoint KIND */
/*!< STAT_TX[1:0] STATus for TX transfer */
# define USB_EP_TX_DIS 0x00000000U /*!< EndPoint TX DISabled */
# define USB_EP_TX_STALL 0x00000010U /*!< EndPoint TX STALLed */
# define USB_EP_TX_NAK 0x00000020U /*!< EndPoint TX NAKed */
# define USB_EP_TX_VALID 0x00000030U /*!< EndPoint TX VALID */
# define USB_EPTX_DTOG1 0x00000010U /*!< EndPoint TX Data TOGgle bit1 */
# define USB_EPTX_DTOG2 0x00000020U /*!< EndPoint TX Data TOGgle bit2 */
# define USB_EPTX_DTOGMASK (USB_EPTX_STAT|USB_EPREG_MASK)
/*!< STAT_RX[1:0] STATus for RX transfer */
# define USB_EP_RX_DIS 0x00000000U /*!< EndPoint RX DISabled */
# define USB_EP_RX_STALL 0x00001000U /*!< EndPoint RX STALLed */
# define USB_EP_RX_NAK 0x00002000U /*!< EndPoint RX NAKed */
# define USB_EP_RX_VALID 0x00003000U /*!< EndPoint RX VALID */
# define USB_EPRX_DTOG1 0x00001000U /*!< EndPoint RX Data TOGgle bit1 */
# define USB_EPRX_DTOG2 0x00002000U /*!< EndPoint RX Data TOGgle bit1 */
# define USB_EPRX_DTOGMASK (USB_EPRX_STAT|USB_EPREG_MASK)
/******************* Bit definition for USB_EP0R register *******************/
# define USB_EP0R_EA_Pos (0U)
2019-07-22 02:29:14 +02:00
# define USB_EP0R_EA_Msk (0xFUL << USB_EP0R_EA_Pos) /*!< 0x0000000F */
2018-03-31 15:34:59 +02:00
# define USB_EP0R_EA USB_EP0R_EA_Msk /*!< Endpoint Address */
# define USB_EP0R_STAT_TX_Pos (4U)
2019-07-22 02:29:14 +02:00
# define USB_EP0R_STAT_TX_Msk (0x3UL << USB_EP0R_STAT_TX_Pos) /*!< 0x00000030 */
2018-03-31 15:34:59 +02:00
# define USB_EP0R_STAT_TX USB_EP0R_STAT_TX_Msk /*!< STAT_TX[1:0] bits (Status bits, for transmission transfers) */
2019-07-22 02:29:14 +02:00
# define USB_EP0R_STAT_TX_0 (0x1UL << USB_EP0R_STAT_TX_Pos) /*!< 0x00000010 */
# define USB_EP0R_STAT_TX_1 (0x2UL << USB_EP0R_STAT_TX_Pos) /*!< 0x00000020 */
2018-03-31 15:34:59 +02:00
# define USB_EP0R_DTOG_TX_Pos (6U)
2019-07-22 02:29:14 +02:00
# define USB_EP0R_DTOG_TX_Msk (0x1UL << USB_EP0R_DTOG_TX_Pos) /*!< 0x00000040 */
2018-03-31 15:34:59 +02:00
# define USB_EP0R_DTOG_TX USB_EP0R_DTOG_TX_Msk /*!< Data Toggle, for transmission transfers */
# define USB_EP0R_CTR_TX_Pos (7U)
2019-07-22 02:29:14 +02:00
# define USB_EP0R_CTR_TX_Msk (0x1UL << USB_EP0R_CTR_TX_Pos) /*!< 0x00000080 */
2018-03-31 15:34:59 +02:00
# define USB_EP0R_CTR_TX USB_EP0R_CTR_TX_Msk /*!< Correct Transfer for transmission */
# define USB_EP0R_EP_KIND_Pos (8U)
2019-07-22 02:29:14 +02:00
# define USB_EP0R_EP_KIND_Msk (0x1UL << USB_EP0R_EP_KIND_Pos) /*!< 0x00000100 */
2018-03-31 15:34:59 +02:00
# define USB_EP0R_EP_KIND USB_EP0R_EP_KIND_Msk /*!< Endpoint Kind */
# define USB_EP0R_EP_TYPE_Pos (9U)
2019-07-22 02:29:14 +02:00
# define USB_EP0R_EP_TYPE_Msk (0x3UL << USB_EP0R_EP_TYPE_Pos) /*!< 0x00000600 */
2018-03-31 15:34:59 +02:00
# define USB_EP0R_EP_TYPE USB_EP0R_EP_TYPE_Msk /*!< EP_TYPE[1:0] bits (Endpoint type) */
2019-07-22 02:29:14 +02:00
# define USB_EP0R_EP_TYPE_0 (0x1UL << USB_EP0R_EP_TYPE_Pos) /*!< 0x00000200 */
# define USB_EP0R_EP_TYPE_1 (0x2UL << USB_EP0R_EP_TYPE_Pos) /*!< 0x00000400 */
2018-03-31 15:34:59 +02:00
# define USB_EP0R_SETUP_Pos (11U)
2019-07-22 02:29:14 +02:00
# define USB_EP0R_SETUP_Msk (0x1UL << USB_EP0R_SETUP_Pos) /*!< 0x00000800 */
2018-03-31 15:34:59 +02:00
# define USB_EP0R_SETUP USB_EP0R_SETUP_Msk /*!< Setup transaction completed */
# define USB_EP0R_STAT_RX_Pos (12U)
2019-07-22 02:29:14 +02:00
# define USB_EP0R_STAT_RX_Msk (0x3UL << USB_EP0R_STAT_RX_Pos) /*!< 0x00003000 */
2018-03-31 15:34:59 +02:00
# define USB_EP0R_STAT_RX USB_EP0R_STAT_RX_Msk /*!< STAT_RX[1:0] bits (Status bits, for reception transfers) */
2019-07-22 02:29:14 +02:00
# define USB_EP0R_STAT_RX_0 (0x1UL << USB_EP0R_STAT_RX_Pos) /*!< 0x00001000 */
# define USB_EP0R_STAT_RX_1 (0x2UL << USB_EP0R_STAT_RX_Pos) /*!< 0x00002000 */
2018-03-31 15:34:59 +02:00
# define USB_EP0R_DTOG_RX_Pos (14U)
2019-07-22 02:29:14 +02:00
# define USB_EP0R_DTOG_RX_Msk (0x1UL << USB_EP0R_DTOG_RX_Pos) /*!< 0x00004000 */
2018-03-31 15:34:59 +02:00
# define USB_EP0R_DTOG_RX USB_EP0R_DTOG_RX_Msk /*!< Data Toggle, for reception transfers */
# define USB_EP0R_CTR_RX_Pos (15U)
2019-07-22 02:29:14 +02:00
# define USB_EP0R_CTR_RX_Msk (0x1UL << USB_EP0R_CTR_RX_Pos) /*!< 0x00008000 */
2018-03-31 15:34:59 +02:00
# define USB_EP0R_CTR_RX USB_EP0R_CTR_RX_Msk /*!< Correct Transfer for reception */
/******************* Bit definition for USB_EP1R register *******************/
# define USB_EP1R_EA_Pos (0U)
2019-07-22 02:29:14 +02:00
# define USB_EP1R_EA_Msk (0xFUL << USB_EP1R_EA_Pos) /*!< 0x0000000F */
2018-03-31 15:34:59 +02:00
# define USB_EP1R_EA USB_EP1R_EA_Msk /*!< Endpoint Address */
# define USB_EP1R_STAT_TX_Pos (4U)
2019-07-22 02:29:14 +02:00
# define USB_EP1R_STAT_TX_Msk (0x3UL << USB_EP1R_STAT_TX_Pos) /*!< 0x00000030 */
2018-03-31 15:34:59 +02:00
# define USB_EP1R_STAT_TX USB_EP1R_STAT_TX_Msk /*!< STAT_TX[1:0] bits (Status bits, for transmission transfers) */
2019-07-22 02:29:14 +02:00
# define USB_EP1R_STAT_TX_0 (0x1UL << USB_EP1R_STAT_TX_Pos) /*!< 0x00000010 */
# define USB_EP1R_STAT_TX_1 (0x2UL << USB_EP1R_STAT_TX_Pos) /*!< 0x00000020 */
2018-03-31 15:34:59 +02:00
# define USB_EP1R_DTOG_TX_Pos (6U)
2019-07-22 02:29:14 +02:00
# define USB_EP1R_DTOG_TX_Msk (0x1UL << USB_EP1R_DTOG_TX_Pos) /*!< 0x00000040 */
2018-03-31 15:34:59 +02:00
# define USB_EP1R_DTOG_TX USB_EP1R_DTOG_TX_Msk /*!< Data Toggle, for transmission transfers */
# define USB_EP1R_CTR_TX_Pos (7U)
2019-07-22 02:29:14 +02:00
# define USB_EP1R_CTR_TX_Msk (0x1UL << USB_EP1R_CTR_TX_Pos) /*!< 0x00000080 */
2018-03-31 15:34:59 +02:00
# define USB_EP1R_CTR_TX USB_EP1R_CTR_TX_Msk /*!< Correct Transfer for transmission */
# define USB_EP1R_EP_KIND_Pos (8U)
2019-07-22 02:29:14 +02:00
# define USB_EP1R_EP_KIND_Msk (0x1UL << USB_EP1R_EP_KIND_Pos) /*!< 0x00000100 */
2018-03-31 15:34:59 +02:00
# define USB_EP1R_EP_KIND USB_EP1R_EP_KIND_Msk /*!< Endpoint Kind */
# define USB_EP1R_EP_TYPE_Pos (9U)
2019-07-22 02:29:14 +02:00
# define USB_EP1R_EP_TYPE_Msk (0x3UL << USB_EP1R_EP_TYPE_Pos) /*!< 0x00000600 */
2018-03-31 15:34:59 +02:00
# define USB_EP1R_EP_TYPE USB_EP1R_EP_TYPE_Msk /*!< EP_TYPE[1:0] bits (Endpoint type) */
2019-07-22 02:29:14 +02:00
# define USB_EP1R_EP_TYPE_0 (0x1UL << USB_EP1R_EP_TYPE_Pos) /*!< 0x00000200 */
# define USB_EP1R_EP_TYPE_1 (0x2UL << USB_EP1R_EP_TYPE_Pos) /*!< 0x00000400 */
2018-03-31 15:34:59 +02:00
# define USB_EP1R_SETUP_Pos (11U)
2019-07-22 02:29:14 +02:00
# define USB_EP1R_SETUP_Msk (0x1UL << USB_EP1R_SETUP_Pos) /*!< 0x00000800 */
2018-03-31 15:34:59 +02:00
# define USB_EP1R_SETUP USB_EP1R_SETUP_Msk /*!< Setup transaction completed */
# define USB_EP1R_STAT_RX_Pos (12U)
2019-07-22 02:29:14 +02:00
# define USB_EP1R_STAT_RX_Msk (0x3UL << USB_EP1R_STAT_RX_Pos) /*!< 0x00003000 */
2018-03-31 15:34:59 +02:00
# define USB_EP1R_STAT_RX USB_EP1R_STAT_RX_Msk /*!< STAT_RX[1:0] bits (Status bits, for reception transfers) */
2019-07-22 02:29:14 +02:00
# define USB_EP1R_STAT_RX_0 (0x1UL << USB_EP1R_STAT_RX_Pos) /*!< 0x00001000 */
# define USB_EP1R_STAT_RX_1 (0x2UL << USB_EP1R_STAT_RX_Pos) /*!< 0x00002000 */
2018-03-31 15:34:59 +02:00
# define USB_EP1R_DTOG_RX_Pos (14U)
2019-07-22 02:29:14 +02:00
# define USB_EP1R_DTOG_RX_Msk (0x1UL << USB_EP1R_DTOG_RX_Pos) /*!< 0x00004000 */
2018-03-31 15:34:59 +02:00
# define USB_EP1R_DTOG_RX USB_EP1R_DTOG_RX_Msk /*!< Data Toggle, for reception transfers */
# define USB_EP1R_CTR_RX_Pos (15U)
2019-07-22 02:29:14 +02:00
# define USB_EP1R_CTR_RX_Msk (0x1UL << USB_EP1R_CTR_RX_Pos) /*!< 0x00008000 */
2018-03-31 15:34:59 +02:00
# define USB_EP1R_CTR_RX USB_EP1R_CTR_RX_Msk /*!< Correct Transfer for reception */
/******************* Bit definition for USB_EP2R register *******************/
# define USB_EP2R_EA_Pos (0U)
2019-07-22 02:29:14 +02:00
# define USB_EP2R_EA_Msk (0xFUL << USB_EP2R_EA_Pos) /*!< 0x0000000F */
2018-03-31 15:34:59 +02:00
# define USB_EP2R_EA USB_EP2R_EA_Msk /*!< Endpoint Address */
# define USB_EP2R_STAT_TX_Pos (4U)
2019-07-22 02:29:14 +02:00
# define USB_EP2R_STAT_TX_Msk (0x3UL << USB_EP2R_STAT_TX_Pos) /*!< 0x00000030 */
2018-03-31 15:34:59 +02:00
# define USB_EP2R_STAT_TX USB_EP2R_STAT_TX_Msk /*!< STAT_TX[1:0] bits (Status bits, for transmission transfers) */
2019-07-22 02:29:14 +02:00
# define USB_EP2R_STAT_TX_0 (0x1UL << USB_EP2R_STAT_TX_Pos) /*!< 0x00000010 */
# define USB_EP2R_STAT_TX_1 (0x2UL << USB_EP2R_STAT_TX_Pos) /*!< 0x00000020 */
2018-03-31 15:34:59 +02:00
# define USB_EP2R_DTOG_TX_Pos (6U)
2019-07-22 02:29:14 +02:00
# define USB_EP2R_DTOG_TX_Msk (0x1UL << USB_EP2R_DTOG_TX_Pos) /*!< 0x00000040 */
2018-03-31 15:34:59 +02:00
# define USB_EP2R_DTOG_TX USB_EP2R_DTOG_TX_Msk /*!< Data Toggle, for transmission transfers */
# define USB_EP2R_CTR_TX_Pos (7U)
2019-07-22 02:29:14 +02:00
# define USB_EP2R_CTR_TX_Msk (0x1UL << USB_EP2R_CTR_TX_Pos) /*!< 0x00000080 */
2018-03-31 15:34:59 +02:00
# define USB_EP2R_CTR_TX USB_EP2R_CTR_TX_Msk /*!< Correct Transfer for transmission */
# define USB_EP2R_EP_KIND_Pos (8U)
2019-07-22 02:29:14 +02:00
# define USB_EP2R_EP_KIND_Msk (0x1UL << USB_EP2R_EP_KIND_Pos) /*!< 0x00000100 */
2018-03-31 15:34:59 +02:00
# define USB_EP2R_EP_KIND USB_EP2R_EP_KIND_Msk /*!< Endpoint Kind */
# define USB_EP2R_EP_TYPE_Pos (9U)
2019-07-22 02:29:14 +02:00
# define USB_EP2R_EP_TYPE_Msk (0x3UL << USB_EP2R_EP_TYPE_Pos) /*!< 0x00000600 */
2018-03-31 15:34:59 +02:00
# define USB_EP2R_EP_TYPE USB_EP2R_EP_TYPE_Msk /*!< EP_TYPE[1:0] bits (Endpoint type) */
2019-07-22 02:29:14 +02:00
# define USB_EP2R_EP_TYPE_0 (0x1UL << USB_EP2R_EP_TYPE_Pos) /*!< 0x00000200 */
# define USB_EP2R_EP_TYPE_1 (0x2UL << USB_EP2R_EP_TYPE_Pos) /*!< 0x00000400 */
2018-03-31 15:34:59 +02:00
# define USB_EP2R_SETUP_Pos (11U)
2019-07-22 02:29:14 +02:00
# define USB_EP2R_SETUP_Msk (0x1UL << USB_EP2R_SETUP_Pos) /*!< 0x00000800 */
2018-03-31 15:34:59 +02:00
# define USB_EP2R_SETUP USB_EP2R_SETUP_Msk /*!< Setup transaction completed */
# define USB_EP2R_STAT_RX_Pos (12U)
2019-07-22 02:29:14 +02:00
# define USB_EP2R_STAT_RX_Msk (0x3UL << USB_EP2R_STAT_RX_Pos) /*!< 0x00003000 */
2018-03-31 15:34:59 +02:00
# define USB_EP2R_STAT_RX USB_EP2R_STAT_RX_Msk /*!< STAT_RX[1:0] bits (Status bits, for reception transfers) */
2019-07-22 02:29:14 +02:00
# define USB_EP2R_STAT_RX_0 (0x1UL << USB_EP2R_STAT_RX_Pos) /*!< 0x00001000 */
# define USB_EP2R_STAT_RX_1 (0x2UL << USB_EP2R_STAT_RX_Pos) /*!< 0x00002000 */
2018-03-31 15:34:59 +02:00
# define USB_EP2R_DTOG_RX_Pos (14U)
2019-07-22 02:29:14 +02:00
# define USB_EP2R_DTOG_RX_Msk (0x1UL << USB_EP2R_DTOG_RX_Pos) /*!< 0x00004000 */
2018-03-31 15:34:59 +02:00
# define USB_EP2R_DTOG_RX USB_EP2R_DTOG_RX_Msk /*!< Data Toggle, for reception transfers */
# define USB_EP2R_CTR_RX_Pos (15U)
2019-07-22 02:29:14 +02:00
# define USB_EP2R_CTR_RX_Msk (0x1UL << USB_EP2R_CTR_RX_Pos) /*!< 0x00008000 */
2018-03-31 15:34:59 +02:00
# define USB_EP2R_CTR_RX USB_EP2R_CTR_RX_Msk /*!< Correct Transfer for reception */
/******************* Bit definition for USB_EP3R register *******************/
# define USB_EP3R_EA_Pos (0U)
2019-07-22 02:29:14 +02:00
# define USB_EP3R_EA_Msk (0xFUL << USB_EP3R_EA_Pos) /*!< 0x0000000F */
2018-03-31 15:34:59 +02:00
# define USB_EP3R_EA USB_EP3R_EA_Msk /*!< Endpoint Address */
# define USB_EP3R_STAT_TX_Pos (4U)
2019-07-22 02:29:14 +02:00
# define USB_EP3R_STAT_TX_Msk (0x3UL << USB_EP3R_STAT_TX_Pos) /*!< 0x00000030 */
2018-03-31 15:34:59 +02:00
# define USB_EP3R_STAT_TX USB_EP3R_STAT_TX_Msk /*!< STAT_TX[1:0] bits (Status bits, for transmission transfers) */
2019-07-22 02:29:14 +02:00
# define USB_EP3R_STAT_TX_0 (0x1UL << USB_EP3R_STAT_TX_Pos) /*!< 0x00000010 */
# define USB_EP3R_STAT_TX_1 (0x2UL << USB_EP3R_STAT_TX_Pos) /*!< 0x00000020 */
2018-03-31 15:34:59 +02:00
# define USB_EP3R_DTOG_TX_Pos (6U)
2019-07-22 02:29:14 +02:00
# define USB_EP3R_DTOG_TX_Msk (0x1UL << USB_EP3R_DTOG_TX_Pos) /*!< 0x00000040 */
2018-03-31 15:34:59 +02:00
# define USB_EP3R_DTOG_TX USB_EP3R_DTOG_TX_Msk /*!< Data Toggle, for transmission transfers */
# define USB_EP3R_CTR_TX_Pos (7U)
2019-07-22 02:29:14 +02:00
# define USB_EP3R_CTR_TX_Msk (0x1UL << USB_EP3R_CTR_TX_Pos) /*!< 0x00000080 */
2018-03-31 15:34:59 +02:00
# define USB_EP3R_CTR_TX USB_EP3R_CTR_TX_Msk /*!< Correct Transfer for transmission */
# define USB_EP3R_EP_KIND_Pos (8U)
2019-07-22 02:29:14 +02:00
# define USB_EP3R_EP_KIND_Msk (0x1UL << USB_EP3R_EP_KIND_Pos) /*!< 0x00000100 */
2018-03-31 15:34:59 +02:00
# define USB_EP3R_EP_KIND USB_EP3R_EP_KIND_Msk /*!< Endpoint Kind */
# define USB_EP3R_EP_TYPE_Pos (9U)
2019-07-22 02:29:14 +02:00
# define USB_EP3R_EP_TYPE_Msk (0x3UL << USB_EP3R_EP_TYPE_Pos) /*!< 0x00000600 */
2018-03-31 15:34:59 +02:00
# define USB_EP3R_EP_TYPE USB_EP3R_EP_TYPE_Msk /*!< EP_TYPE[1:0] bits (Endpoint type) */
2019-07-22 02:29:14 +02:00
# define USB_EP3R_EP_TYPE_0 (0x1UL << USB_EP3R_EP_TYPE_Pos) /*!< 0x00000200 */
# define USB_EP3R_EP_TYPE_1 (0x2UL << USB_EP3R_EP_TYPE_Pos) /*!< 0x00000400 */
2018-03-31 15:34:59 +02:00
# define USB_EP3R_SETUP_Pos (11U)
2019-07-22 02:29:14 +02:00
# define USB_EP3R_SETUP_Msk (0x1UL << USB_EP3R_SETUP_Pos) /*!< 0x00000800 */
2018-03-31 15:34:59 +02:00
# define USB_EP3R_SETUP USB_EP3R_SETUP_Msk /*!< Setup transaction completed */
# define USB_EP3R_STAT_RX_Pos (12U)
2019-07-22 02:29:14 +02:00
# define USB_EP3R_STAT_RX_Msk (0x3UL << USB_EP3R_STAT_RX_Pos) /*!< 0x00003000 */
2018-03-31 15:34:59 +02:00
# define USB_EP3R_STAT_RX USB_EP3R_STAT_RX_Msk /*!< STAT_RX[1:0] bits (Status bits, for reception transfers) */
2019-07-22 02:29:14 +02:00
# define USB_EP3R_STAT_RX_0 (0x1UL << USB_EP3R_STAT_RX_Pos) /*!< 0x00001000 */
# define USB_EP3R_STAT_RX_1 (0x2UL << USB_EP3R_STAT_RX_Pos) /*!< 0x00002000 */
2018-03-31 15:34:59 +02:00
# define USB_EP3R_DTOG_RX_Pos (14U)
2019-07-22 02:29:14 +02:00
# define USB_EP3R_DTOG_RX_Msk (0x1UL << USB_EP3R_DTOG_RX_Pos) /*!< 0x00004000 */
2018-03-31 15:34:59 +02:00
# define USB_EP3R_DTOG_RX USB_EP3R_DTOG_RX_Msk /*!< Data Toggle, for reception transfers */
# define USB_EP3R_CTR_RX_Pos (15U)
2019-07-22 02:29:14 +02:00
# define USB_EP3R_CTR_RX_Msk (0x1UL << USB_EP3R_CTR_RX_Pos) /*!< 0x00008000 */
2018-03-31 15:34:59 +02:00
# define USB_EP3R_CTR_RX USB_EP3R_CTR_RX_Msk /*!< Correct Transfer for reception */
/******************* Bit definition for USB_EP4R register *******************/
# define USB_EP4R_EA_Pos (0U)
2019-07-22 02:29:14 +02:00
# define USB_EP4R_EA_Msk (0xFUL << USB_EP4R_EA_Pos) /*!< 0x0000000F */
2018-03-31 15:34:59 +02:00
# define USB_EP4R_EA USB_EP4R_EA_Msk /*!< Endpoint Address */
# define USB_EP4R_STAT_TX_Pos (4U)
2019-07-22 02:29:14 +02:00
# define USB_EP4R_STAT_TX_Msk (0x3UL << USB_EP4R_STAT_TX_Pos) /*!< 0x00000030 */
2018-03-31 15:34:59 +02:00
# define USB_EP4R_STAT_TX USB_EP4R_STAT_TX_Msk /*!< STAT_TX[1:0] bits (Status bits, for transmission transfers) */
2019-07-22 02:29:14 +02:00
# define USB_EP4R_STAT_TX_0 (0x1UL << USB_EP4R_STAT_TX_Pos) /*!< 0x00000010 */
# define USB_EP4R_STAT_TX_1 (0x2UL << USB_EP4R_STAT_TX_Pos) /*!< 0x00000020 */
2018-03-31 15:34:59 +02:00
# define USB_EP4R_DTOG_TX_Pos (6U)
2019-07-22 02:29:14 +02:00
# define USB_EP4R_DTOG_TX_Msk (0x1UL << USB_EP4R_DTOG_TX_Pos) /*!< 0x00000040 */
2018-03-31 15:34:59 +02:00
# define USB_EP4R_DTOG_TX USB_EP4R_DTOG_TX_Msk /*!< Data Toggle, for transmission transfers */
# define USB_EP4R_CTR_TX_Pos (7U)
2019-07-22 02:29:14 +02:00
# define USB_EP4R_CTR_TX_Msk (0x1UL << USB_EP4R_CTR_TX_Pos) /*!< 0x00000080 */
2018-03-31 15:34:59 +02:00
# define USB_EP4R_CTR_TX USB_EP4R_CTR_TX_Msk /*!< Correct Transfer for transmission */
# define USB_EP4R_EP_KIND_Pos (8U)
2019-07-22 02:29:14 +02:00
# define USB_EP4R_EP_KIND_Msk (0x1UL << USB_EP4R_EP_KIND_Pos) /*!< 0x00000100 */
2018-03-31 15:34:59 +02:00
# define USB_EP4R_EP_KIND USB_EP4R_EP_KIND_Msk /*!< Endpoint Kind */
# define USB_EP4R_EP_TYPE_Pos (9U)
2019-07-22 02:29:14 +02:00
# define USB_EP4R_EP_TYPE_Msk (0x3UL << USB_EP4R_EP_TYPE_Pos) /*!< 0x00000600 */
2018-03-31 15:34:59 +02:00
# define USB_EP4R_EP_TYPE USB_EP4R_EP_TYPE_Msk /*!< EP_TYPE[1:0] bits (Endpoint type) */
2019-07-22 02:29:14 +02:00
# define USB_EP4R_EP_TYPE_0 (0x1UL << USB_EP4R_EP_TYPE_Pos) /*!< 0x00000200 */
# define USB_EP4R_EP_TYPE_1 (0x2UL << USB_EP4R_EP_TYPE_Pos) /*!< 0x00000400 */
2018-03-31 15:34:59 +02:00
# define USB_EP4R_SETUP_Pos (11U)
2019-07-22 02:29:14 +02:00
# define USB_EP4R_SETUP_Msk (0x1UL << USB_EP4R_SETUP_Pos) /*!< 0x00000800 */
2018-03-31 15:34:59 +02:00
# define USB_EP4R_SETUP USB_EP4R_SETUP_Msk /*!< Setup transaction completed */
# define USB_EP4R_STAT_RX_Pos (12U)
2019-07-22 02:29:14 +02:00
# define USB_EP4R_STAT_RX_Msk (0x3UL << USB_EP4R_STAT_RX_Pos) /*!< 0x00003000 */
2018-03-31 15:34:59 +02:00
# define USB_EP4R_STAT_RX USB_EP4R_STAT_RX_Msk /*!< STAT_RX[1:0] bits (Status bits, for reception transfers) */
2019-07-22 02:29:14 +02:00
# define USB_EP4R_STAT_RX_0 (0x1UL << USB_EP4R_STAT_RX_Pos) /*!< 0x00001000 */
# define USB_EP4R_STAT_RX_1 (0x2UL << USB_EP4R_STAT_RX_Pos) /*!< 0x00002000 */
2018-03-31 15:34:59 +02:00
# define USB_EP4R_DTOG_RX_Pos (14U)
2019-07-22 02:29:14 +02:00
# define USB_EP4R_DTOG_RX_Msk (0x1UL << USB_EP4R_DTOG_RX_Pos) /*!< 0x00004000 */
2018-03-31 15:34:59 +02:00
# define USB_EP4R_DTOG_RX USB_EP4R_DTOG_RX_Msk /*!< Data Toggle, for reception transfers */
# define USB_EP4R_CTR_RX_Pos (15U)
2019-07-22 02:29:14 +02:00
# define USB_EP4R_CTR_RX_Msk (0x1UL << USB_EP4R_CTR_RX_Pos) /*!< 0x00008000 */
2018-03-31 15:34:59 +02:00
# define USB_EP4R_CTR_RX USB_EP4R_CTR_RX_Msk /*!< Correct Transfer for reception */
/******************* Bit definition for USB_EP5R register *******************/
# define USB_EP5R_EA_Pos (0U)
2019-07-22 02:29:14 +02:00
# define USB_EP5R_EA_Msk (0xFUL << USB_EP5R_EA_Pos) /*!< 0x0000000F */
2018-03-31 15:34:59 +02:00
# define USB_EP5R_EA USB_EP5R_EA_Msk /*!< Endpoint Address */
# define USB_EP5R_STAT_TX_Pos (4U)
2019-07-22 02:29:14 +02:00
# define USB_EP5R_STAT_TX_Msk (0x3UL << USB_EP5R_STAT_TX_Pos) /*!< 0x00000030 */
2018-03-31 15:34:59 +02:00
# define USB_EP5R_STAT_TX USB_EP5R_STAT_TX_Msk /*!< STAT_TX[1:0] bits (Status bits, for transmission transfers) */
2019-07-22 02:29:14 +02:00
# define USB_EP5R_STAT_TX_0 (0x1UL << USB_EP5R_STAT_TX_Pos) /*!< 0x00000010 */
# define USB_EP5R_STAT_TX_1 (0x2UL << USB_EP5R_STAT_TX_Pos) /*!< 0x00000020 */
2018-03-31 15:34:59 +02:00
# define USB_EP5R_DTOG_TX_Pos (6U)
2019-07-22 02:29:14 +02:00
# define USB_EP5R_DTOG_TX_Msk (0x1UL << USB_EP5R_DTOG_TX_Pos) /*!< 0x00000040 */
2018-03-31 15:34:59 +02:00
# define USB_EP5R_DTOG_TX USB_EP5R_DTOG_TX_Msk /*!< Data Toggle, for transmission transfers */
# define USB_EP5R_CTR_TX_Pos (7U)
2019-07-22 02:29:14 +02:00
# define USB_EP5R_CTR_TX_Msk (0x1UL << USB_EP5R_CTR_TX_Pos) /*!< 0x00000080 */
2018-03-31 15:34:59 +02:00
# define USB_EP5R_CTR_TX USB_EP5R_CTR_TX_Msk /*!< Correct Transfer for transmission */
# define USB_EP5R_EP_KIND_Pos (8U)
2019-07-22 02:29:14 +02:00
# define USB_EP5R_EP_KIND_Msk (0x1UL << USB_EP5R_EP_KIND_Pos) /*!< 0x00000100 */
2018-03-31 15:34:59 +02:00
# define USB_EP5R_EP_KIND USB_EP5R_EP_KIND_Msk /*!< Endpoint Kind */
# define USB_EP5R_EP_TYPE_Pos (9U)
2019-07-22 02:29:14 +02:00
# define USB_EP5R_EP_TYPE_Msk (0x3UL << USB_EP5R_EP_TYPE_Pos) /*!< 0x00000600 */
2018-03-31 15:34:59 +02:00
# define USB_EP5R_EP_TYPE USB_EP5R_EP_TYPE_Msk /*!< EP_TYPE[1:0] bits (Endpoint type) */
2019-07-22 02:29:14 +02:00
# define USB_EP5R_EP_TYPE_0 (0x1UL << USB_EP5R_EP_TYPE_Pos) /*!< 0x00000200 */
# define USB_EP5R_EP_TYPE_1 (0x2UL << USB_EP5R_EP_TYPE_Pos) /*!< 0x00000400 */
2018-03-31 15:34:59 +02:00
# define USB_EP5R_SETUP_Pos (11U)
2019-07-22 02:29:14 +02:00
# define USB_EP5R_SETUP_Msk (0x1UL << USB_EP5R_SETUP_Pos) /*!< 0x00000800 */
2018-03-31 15:34:59 +02:00
# define USB_EP5R_SETUP USB_EP5R_SETUP_Msk /*!< Setup transaction completed */
# define USB_EP5R_STAT_RX_Pos (12U)
2019-07-22 02:29:14 +02:00
# define USB_EP5R_STAT_RX_Msk (0x3UL << USB_EP5R_STAT_RX_Pos) /*!< 0x00003000 */
2018-03-31 15:34:59 +02:00
# define USB_EP5R_STAT_RX USB_EP5R_STAT_RX_Msk /*!< STAT_RX[1:0] bits (Status bits, for reception transfers) */
2019-07-22 02:29:14 +02:00
# define USB_EP5R_STAT_RX_0 (0x1UL << USB_EP5R_STAT_RX_Pos) /*!< 0x00001000 */
# define USB_EP5R_STAT_RX_1 (0x2UL << USB_EP5R_STAT_RX_Pos) /*!< 0x00002000 */
2018-03-31 15:34:59 +02:00
# define USB_EP5R_DTOG_RX_Pos (14U)
2019-07-22 02:29:14 +02:00
# define USB_EP5R_DTOG_RX_Msk (0x1UL << USB_EP5R_DTOG_RX_Pos) /*!< 0x00004000 */
2018-03-31 15:34:59 +02:00
# define USB_EP5R_DTOG_RX USB_EP5R_DTOG_RX_Msk /*!< Data Toggle, for reception transfers */
# define USB_EP5R_CTR_RX_Pos (15U)
2019-07-22 02:29:14 +02:00
# define USB_EP5R_CTR_RX_Msk (0x1UL << USB_EP5R_CTR_RX_Pos) /*!< 0x00008000 */
2018-03-31 15:34:59 +02:00
# define USB_EP5R_CTR_RX USB_EP5R_CTR_RX_Msk /*!< Correct Transfer for reception */
/******************* Bit definition for USB_EP6R register *******************/
# define USB_EP6R_EA_Pos (0U)
2019-07-22 02:29:14 +02:00
# define USB_EP6R_EA_Msk (0xFUL << USB_EP6R_EA_Pos) /*!< 0x0000000F */
2018-03-31 15:34:59 +02:00
# define USB_EP6R_EA USB_EP6R_EA_Msk /*!< Endpoint Address */
# define USB_EP6R_STAT_TX_Pos (4U)
2019-07-22 02:29:14 +02:00
# define USB_EP6R_STAT_TX_Msk (0x3UL << USB_EP6R_STAT_TX_Pos) /*!< 0x00000030 */
2018-03-31 15:34:59 +02:00
# define USB_EP6R_STAT_TX USB_EP6R_STAT_TX_Msk /*!< STAT_TX[1:0] bits (Status bits, for transmission transfers) */
2019-07-22 02:29:14 +02:00
# define USB_EP6R_STAT_TX_0 (0x1UL << USB_EP6R_STAT_TX_Pos) /*!< 0x00000010 */
# define USB_EP6R_STAT_TX_1 (0x2UL << USB_EP6R_STAT_TX_Pos) /*!< 0x00000020 */
2018-03-31 15:34:59 +02:00
# define USB_EP6R_DTOG_TX_Pos (6U)
2019-07-22 02:29:14 +02:00
# define USB_EP6R_DTOG_TX_Msk (0x1UL << USB_EP6R_DTOG_TX_Pos) /*!< 0x00000040 */
2018-03-31 15:34:59 +02:00
# define USB_EP6R_DTOG_TX USB_EP6R_DTOG_TX_Msk /*!< Data Toggle, for transmission transfers */
# define USB_EP6R_CTR_TX_Pos (7U)
2019-07-22 02:29:14 +02:00
# define USB_EP6R_CTR_TX_Msk (0x1UL << USB_EP6R_CTR_TX_Pos) /*!< 0x00000080 */
2018-03-31 15:34:59 +02:00
# define USB_EP6R_CTR_TX USB_EP6R_CTR_TX_Msk /*!< Correct Transfer for transmission */
# define USB_EP6R_EP_KIND_Pos (8U)
2019-07-22 02:29:14 +02:00
# define USB_EP6R_EP_KIND_Msk (0x1UL << USB_EP6R_EP_KIND_Pos) /*!< 0x00000100 */
2018-03-31 15:34:59 +02:00
# define USB_EP6R_EP_KIND USB_EP6R_EP_KIND_Msk /*!< Endpoint Kind */
# define USB_EP6R_EP_TYPE_Pos (9U)
2019-07-22 02:29:14 +02:00
# define USB_EP6R_EP_TYPE_Msk (0x3UL << USB_EP6R_EP_TYPE_Pos) /*!< 0x00000600 */
2018-03-31 15:34:59 +02:00
# define USB_EP6R_EP_TYPE USB_EP6R_EP_TYPE_Msk /*!< EP_TYPE[1:0] bits (Endpoint type) */
2019-07-22 02:29:14 +02:00
# define USB_EP6R_EP_TYPE_0 (0x1UL << USB_EP6R_EP_TYPE_Pos) /*!< 0x00000200 */
# define USB_EP6R_EP_TYPE_1 (0x2UL << USB_EP6R_EP_TYPE_Pos) /*!< 0x00000400 */
2018-03-31 15:34:59 +02:00
# define USB_EP6R_SETUP_Pos (11U)
2019-07-22 02:29:14 +02:00
# define USB_EP6R_SETUP_Msk (0x1UL << USB_EP6R_SETUP_Pos) /*!< 0x00000800 */
2018-03-31 15:34:59 +02:00
# define USB_EP6R_SETUP USB_EP6R_SETUP_Msk /*!< Setup transaction completed */
# define USB_EP6R_STAT_RX_Pos (12U)
2019-07-22 02:29:14 +02:00
# define USB_EP6R_STAT_RX_Msk (0x3UL << USB_EP6R_STAT_RX_Pos) /*!< 0x00003000 */
2018-03-31 15:34:59 +02:00
# define USB_EP6R_STAT_RX USB_EP6R_STAT_RX_Msk /*!< STAT_RX[1:0] bits (Status bits, for reception transfers) */
2019-07-22 02:29:14 +02:00
# define USB_EP6R_STAT_RX_0 (0x1UL << USB_EP6R_STAT_RX_Pos) /*!< 0x00001000 */
# define USB_EP6R_STAT_RX_1 (0x2UL << USB_EP6R_STAT_RX_Pos) /*!< 0x00002000 */
2018-03-31 15:34:59 +02:00
# define USB_EP6R_DTOG_RX_Pos (14U)
2019-07-22 02:29:14 +02:00
# define USB_EP6R_DTOG_RX_Msk (0x1UL << USB_EP6R_DTOG_RX_Pos) /*!< 0x00004000 */
2018-03-31 15:34:59 +02:00
# define USB_EP6R_DTOG_RX USB_EP6R_DTOG_RX_Msk /*!< Data Toggle, for reception transfers */
# define USB_EP6R_CTR_RX_Pos (15U)
2019-07-22 02:29:14 +02:00
# define USB_EP6R_CTR_RX_Msk (0x1UL << USB_EP6R_CTR_RX_Pos) /*!< 0x00008000 */
2018-03-31 15:34:59 +02:00
# define USB_EP6R_CTR_RX USB_EP6R_CTR_RX_Msk /*!< Correct Transfer for reception */
/******************* Bit definition for USB_EP7R register *******************/
# define USB_EP7R_EA_Pos (0U)
2019-07-22 02:29:14 +02:00
# define USB_EP7R_EA_Msk (0xFUL << USB_EP7R_EA_Pos) /*!< 0x0000000F */
2018-03-31 15:34:59 +02:00
# define USB_EP7R_EA USB_EP7R_EA_Msk /*!< Endpoint Address */
# define USB_EP7R_STAT_TX_Pos (4U)
2019-07-22 02:29:14 +02:00
# define USB_EP7R_STAT_TX_Msk (0x3UL << USB_EP7R_STAT_TX_Pos) /*!< 0x00000030 */
2018-03-31 15:34:59 +02:00
# define USB_EP7R_STAT_TX USB_EP7R_STAT_TX_Msk /*!< STAT_TX[1:0] bits (Status bits, for transmission transfers) */
2019-07-22 02:29:14 +02:00
# define USB_EP7R_STAT_TX_0 (0x1UL << USB_EP7R_STAT_TX_Pos) /*!< 0x00000010 */
# define USB_EP7R_STAT_TX_1 (0x2UL << USB_EP7R_STAT_TX_Pos) /*!< 0x00000020 */
2018-03-31 15:34:59 +02:00
# define USB_EP7R_DTOG_TX_Pos (6U)
2019-07-22 02:29:14 +02:00
# define USB_EP7R_DTOG_TX_Msk (0x1UL << USB_EP7R_DTOG_TX_Pos) /*!< 0x00000040 */
2018-03-31 15:34:59 +02:00
# define USB_EP7R_DTOG_TX USB_EP7R_DTOG_TX_Msk /*!< Data Toggle, for transmission transfers */
# define USB_EP7R_CTR_TX_Pos (7U)
2019-07-22 02:29:14 +02:00
# define USB_EP7R_CTR_TX_Msk (0x1UL << USB_EP7R_CTR_TX_Pos) /*!< 0x00000080 */
2018-03-31 15:34:59 +02:00
# define USB_EP7R_CTR_TX USB_EP7R_CTR_TX_Msk /*!< Correct Transfer for transmission */
# define USB_EP7R_EP_KIND_Pos (8U)
2019-07-22 02:29:14 +02:00
# define USB_EP7R_EP_KIND_Msk (0x1UL << USB_EP7R_EP_KIND_Pos) /*!< 0x00000100 */
2018-03-31 15:34:59 +02:00
# define USB_EP7R_EP_KIND USB_EP7R_EP_KIND_Msk /*!< Endpoint Kind */
# define USB_EP7R_EP_TYPE_Pos (9U)
2019-07-22 02:29:14 +02:00
# define USB_EP7R_EP_TYPE_Msk (0x3UL << USB_EP7R_EP_TYPE_Pos) /*!< 0x00000600 */
2018-03-31 15:34:59 +02:00
# define USB_EP7R_EP_TYPE USB_EP7R_EP_TYPE_Msk /*!< EP_TYPE[1:0] bits (Endpoint type) */
2019-07-22 02:29:14 +02:00
# define USB_EP7R_EP_TYPE_0 (0x1UL << USB_EP7R_EP_TYPE_Pos) /*!< 0x00000200 */
# define USB_EP7R_EP_TYPE_1 (0x2UL << USB_EP7R_EP_TYPE_Pos) /*!< 0x00000400 */
2018-03-31 15:34:59 +02:00
# define USB_EP7R_SETUP_Pos (11U)
2019-07-22 02:29:14 +02:00
# define USB_EP7R_SETUP_Msk (0x1UL << USB_EP7R_SETUP_Pos) /*!< 0x00000800 */
2018-03-31 15:34:59 +02:00
# define USB_EP7R_SETUP USB_EP7R_SETUP_Msk /*!< Setup transaction completed */
# define USB_EP7R_STAT_RX_Pos (12U)
2019-07-22 02:29:14 +02:00
# define USB_EP7R_STAT_RX_Msk (0x3UL << USB_EP7R_STAT_RX_Pos) /*!< 0x00003000 */
2018-03-31 15:34:59 +02:00
# define USB_EP7R_STAT_RX USB_EP7R_STAT_RX_Msk /*!< STAT_RX[1:0] bits (Status bits, for reception transfers) */
2019-07-22 02:29:14 +02:00
# define USB_EP7R_STAT_RX_0 (0x1UL << USB_EP7R_STAT_RX_Pos) /*!< 0x00001000 */
# define USB_EP7R_STAT_RX_1 (0x2UL << USB_EP7R_STAT_RX_Pos) /*!< 0x00002000 */
2018-03-31 15:34:59 +02:00
# define USB_EP7R_DTOG_RX_Pos (14U)
2019-07-22 02:29:14 +02:00
# define USB_EP7R_DTOG_RX_Msk (0x1UL << USB_EP7R_DTOG_RX_Pos) /*!< 0x00004000 */
2018-03-31 15:34:59 +02:00
# define USB_EP7R_DTOG_RX USB_EP7R_DTOG_RX_Msk /*!< Data Toggle, for reception transfers */
# define USB_EP7R_CTR_RX_Pos (15U)
2019-07-22 02:29:14 +02:00
# define USB_EP7R_CTR_RX_Msk (0x1UL << USB_EP7R_CTR_RX_Pos) /*!< 0x00008000 */
2018-03-31 15:34:59 +02:00
# define USB_EP7R_CTR_RX USB_EP7R_CTR_RX_Msk /*!< Correct Transfer for reception */
/*!< Common registers */
/******************* Bit definition for USB_CNTR register *******************/
# define USB_CNTR_FRES_Pos (0U)
2019-07-22 02:29:14 +02:00
# define USB_CNTR_FRES_Msk (0x1UL << USB_CNTR_FRES_Pos) /*!< 0x00000001 */
2018-03-31 15:34:59 +02:00
# define USB_CNTR_FRES USB_CNTR_FRES_Msk /*!< Force USB Reset */
# define USB_CNTR_PDWN_Pos (1U)
2019-07-22 02:29:14 +02:00
# define USB_CNTR_PDWN_Msk (0x1UL << USB_CNTR_PDWN_Pos) /*!< 0x00000002 */
2018-03-31 15:34:59 +02:00
# define USB_CNTR_PDWN USB_CNTR_PDWN_Msk /*!< Power down */
# define USB_CNTR_LP_MODE_Pos (2U)
2019-07-22 02:29:14 +02:00
# define USB_CNTR_LP_MODE_Msk (0x1UL << USB_CNTR_LP_MODE_Pos) /*!< 0x00000004 */
2018-03-31 15:34:59 +02:00
# define USB_CNTR_LP_MODE USB_CNTR_LP_MODE_Msk /*!< Low-power mode */
# define USB_CNTR_FSUSP_Pos (3U)
2019-07-22 02:29:14 +02:00
# define USB_CNTR_FSUSP_Msk (0x1UL << USB_CNTR_FSUSP_Pos) /*!< 0x00000008 */
2018-03-31 15:34:59 +02:00
# define USB_CNTR_FSUSP USB_CNTR_FSUSP_Msk /*!< Force suspend */
# define USB_CNTR_RESUME_Pos (4U)
2019-07-22 02:29:14 +02:00
# define USB_CNTR_RESUME_Msk (0x1UL << USB_CNTR_RESUME_Pos) /*!< 0x00000010 */
2018-03-31 15:34:59 +02:00
# define USB_CNTR_RESUME USB_CNTR_RESUME_Msk /*!< Resume request */
# define USB_CNTR_ESOFM_Pos (8U)
2019-07-22 02:29:14 +02:00
# define USB_CNTR_ESOFM_Msk (0x1UL << USB_CNTR_ESOFM_Pos) /*!< 0x00000100 */
2018-03-31 15:34:59 +02:00
# define USB_CNTR_ESOFM USB_CNTR_ESOFM_Msk /*!< Expected Start Of Frame Interrupt Mask */
# define USB_CNTR_SOFM_Pos (9U)
2019-07-22 02:29:14 +02:00
# define USB_CNTR_SOFM_Msk (0x1UL << USB_CNTR_SOFM_Pos) /*!< 0x00000200 */
2018-03-31 15:34:59 +02:00
# define USB_CNTR_SOFM USB_CNTR_SOFM_Msk /*!< Start Of Frame Interrupt Mask */
# define USB_CNTR_RESETM_Pos (10U)
2019-07-22 02:29:14 +02:00
# define USB_CNTR_RESETM_Msk (0x1UL << USB_CNTR_RESETM_Pos) /*!< 0x00000400 */
2018-03-31 15:34:59 +02:00
# define USB_CNTR_RESETM USB_CNTR_RESETM_Msk /*!< RESET Interrupt Mask */
# define USB_CNTR_SUSPM_Pos (11U)
2019-07-22 02:29:14 +02:00
# define USB_CNTR_SUSPM_Msk (0x1UL << USB_CNTR_SUSPM_Pos) /*!< 0x00000800 */
2018-03-31 15:34:59 +02:00
# define USB_CNTR_SUSPM USB_CNTR_SUSPM_Msk /*!< Suspend mode Interrupt Mask */
# define USB_CNTR_WKUPM_Pos (12U)
2019-07-22 02:29:14 +02:00
# define USB_CNTR_WKUPM_Msk (0x1UL << USB_CNTR_WKUPM_Pos) /*!< 0x00001000 */
2018-03-31 15:34:59 +02:00
# define USB_CNTR_WKUPM USB_CNTR_WKUPM_Msk /*!< Wakeup Interrupt Mask */
# define USB_CNTR_ERRM_Pos (13U)
2019-07-22 02:29:14 +02:00
# define USB_CNTR_ERRM_Msk (0x1UL << USB_CNTR_ERRM_Pos) /*!< 0x00002000 */
2018-03-31 15:34:59 +02:00
# define USB_CNTR_ERRM USB_CNTR_ERRM_Msk /*!< Error Interrupt Mask */
# define USB_CNTR_PMAOVRM_Pos (14U)
2019-07-22 02:29:14 +02:00
# define USB_CNTR_PMAOVRM_Msk (0x1UL << USB_CNTR_PMAOVRM_Pos) /*!< 0x00004000 */
2018-03-31 15:34:59 +02:00
# define USB_CNTR_PMAOVRM USB_CNTR_PMAOVRM_Msk /*!< Packet Memory Area Over / Underrun Interrupt Mask */
# define USB_CNTR_CTRM_Pos (15U)
2019-07-22 02:29:14 +02:00
# define USB_CNTR_CTRM_Msk (0x1UL << USB_CNTR_CTRM_Pos) /*!< 0x00008000 */
2018-03-31 15:34:59 +02:00
# define USB_CNTR_CTRM USB_CNTR_CTRM_Msk /*!< Correct Transfer Interrupt Mask */
/******************* Bit definition for USB_ISTR register *******************/
# define USB_ISTR_EP_ID_Pos (0U)
2019-07-22 02:29:14 +02:00
# define USB_ISTR_EP_ID_Msk (0xFUL << USB_ISTR_EP_ID_Pos) /*!< 0x0000000F */
2018-03-31 15:34:59 +02:00
# define USB_ISTR_EP_ID USB_ISTR_EP_ID_Msk /*!< Endpoint Identifier */
# define USB_ISTR_DIR_Pos (4U)
2019-07-22 02:29:14 +02:00
# define USB_ISTR_DIR_Msk (0x1UL << USB_ISTR_DIR_Pos) /*!< 0x00000010 */
2018-03-31 15:34:59 +02:00
# define USB_ISTR_DIR USB_ISTR_DIR_Msk /*!< Direction of transaction */
# define USB_ISTR_ESOF_Pos (8U)
2019-07-22 02:29:14 +02:00
# define USB_ISTR_ESOF_Msk (0x1UL << USB_ISTR_ESOF_Pos) /*!< 0x00000100 */
2018-03-31 15:34:59 +02:00
# define USB_ISTR_ESOF USB_ISTR_ESOF_Msk /*!< Expected Start Of Frame */
# define USB_ISTR_SOF_Pos (9U)
2019-07-22 02:29:14 +02:00
# define USB_ISTR_SOF_Msk (0x1UL << USB_ISTR_SOF_Pos) /*!< 0x00000200 */
2018-03-31 15:34:59 +02:00
# define USB_ISTR_SOF USB_ISTR_SOF_Msk /*!< Start Of Frame */
# define USB_ISTR_RESET_Pos (10U)
2019-07-22 02:29:14 +02:00
# define USB_ISTR_RESET_Msk (0x1UL << USB_ISTR_RESET_Pos) /*!< 0x00000400 */
2018-03-31 15:34:59 +02:00
# define USB_ISTR_RESET USB_ISTR_RESET_Msk /*!< USB RESET request */
# define USB_ISTR_SUSP_Pos (11U)
2019-07-22 02:29:14 +02:00
# define USB_ISTR_SUSP_Msk (0x1UL << USB_ISTR_SUSP_Pos) /*!< 0x00000800 */
2018-03-31 15:34:59 +02:00
# define USB_ISTR_SUSP USB_ISTR_SUSP_Msk /*!< Suspend mode request */
# define USB_ISTR_WKUP_Pos (12U)
2019-07-22 02:29:14 +02:00
# define USB_ISTR_WKUP_Msk (0x1UL << USB_ISTR_WKUP_Pos) /*!< 0x00001000 */
2018-03-31 15:34:59 +02:00
# define USB_ISTR_WKUP USB_ISTR_WKUP_Msk /*!< Wake up */
# define USB_ISTR_ERR_Pos (13U)
2019-07-22 02:29:14 +02:00
# define USB_ISTR_ERR_Msk (0x1UL << USB_ISTR_ERR_Pos) /*!< 0x00002000 */
2018-03-31 15:34:59 +02:00
# define USB_ISTR_ERR USB_ISTR_ERR_Msk /*!< Error */
# define USB_ISTR_PMAOVR_Pos (14U)
2019-07-22 02:29:14 +02:00
# define USB_ISTR_PMAOVR_Msk (0x1UL << USB_ISTR_PMAOVR_Pos) /*!< 0x00004000 */
2018-03-31 15:34:59 +02:00
# define USB_ISTR_PMAOVR USB_ISTR_PMAOVR_Msk /*!< Packet Memory Area Over / Underrun */
# define USB_ISTR_CTR_Pos (15U)
2019-07-22 02:29:14 +02:00
# define USB_ISTR_CTR_Msk (0x1UL << USB_ISTR_CTR_Pos) /*!< 0x00008000 */
2018-03-31 15:34:59 +02:00
# define USB_ISTR_CTR USB_ISTR_CTR_Msk /*!< Correct Transfer */
/******************* Bit definition for USB_FNR register ********************/
# define USB_FNR_FN_Pos (0U)
2019-07-22 02:29:14 +02:00
# define USB_FNR_FN_Msk (0x7FFUL << USB_FNR_FN_Pos) /*!< 0x000007FF */
2018-03-31 15:34:59 +02:00
# define USB_FNR_FN USB_FNR_FN_Msk /*!< Frame Number */
# define USB_FNR_LSOF_Pos (11U)
2019-07-22 02:29:14 +02:00
# define USB_FNR_LSOF_Msk (0x3UL << USB_FNR_LSOF_Pos) /*!< 0x00001800 */
2018-03-31 15:34:59 +02:00
# define USB_FNR_LSOF USB_FNR_LSOF_Msk /*!< Lost SOF */
# define USB_FNR_LCK_Pos (13U)
2019-07-22 02:29:14 +02:00
# define USB_FNR_LCK_Msk (0x1UL << USB_FNR_LCK_Pos) /*!< 0x00002000 */
2018-03-31 15:34:59 +02:00
# define USB_FNR_LCK USB_FNR_LCK_Msk /*!< Locked */
# define USB_FNR_RXDM_Pos (14U)
2019-07-22 02:29:14 +02:00
# define USB_FNR_RXDM_Msk (0x1UL << USB_FNR_RXDM_Pos) /*!< 0x00004000 */
2018-03-31 15:34:59 +02:00
# define USB_FNR_RXDM USB_FNR_RXDM_Msk /*!< Receive Data - Line Status */
# define USB_FNR_RXDP_Pos (15U)
2019-07-22 02:29:14 +02:00
# define USB_FNR_RXDP_Msk (0x1UL << USB_FNR_RXDP_Pos) /*!< 0x00008000 */
2018-03-31 15:34:59 +02:00
# define USB_FNR_RXDP USB_FNR_RXDP_Msk /*!< Receive Data + Line Status */
/****************** Bit definition for USB_DADDR register *******************/
# define USB_DADDR_ADD_Pos (0U)
2019-07-22 02:29:14 +02:00
# define USB_DADDR_ADD_Msk (0x7FUL << USB_DADDR_ADD_Pos) /*!< 0x0000007F */
2018-03-31 15:34:59 +02:00
# define USB_DADDR_ADD USB_DADDR_ADD_Msk /*!< ADD[6:0] bits (Device Address) */
# define USB_DADDR_ADD0_Pos (0U)
2019-07-22 02:29:14 +02:00
# define USB_DADDR_ADD0_Msk (0x1UL << USB_DADDR_ADD0_Pos) /*!< 0x00000001 */
2018-03-31 15:34:59 +02:00
# define USB_DADDR_ADD0 USB_DADDR_ADD0_Msk /*!< Bit 0 */
# define USB_DADDR_ADD1_Pos (1U)
2019-07-22 02:29:14 +02:00
# define USB_DADDR_ADD1_Msk (0x1UL << USB_DADDR_ADD1_Pos) /*!< 0x00000002 */
2018-03-31 15:34:59 +02:00
# define USB_DADDR_ADD1 USB_DADDR_ADD1_Msk /*!< Bit 1 */
# define USB_DADDR_ADD2_Pos (2U)
2019-07-22 02:29:14 +02:00
# define USB_DADDR_ADD2_Msk (0x1UL << USB_DADDR_ADD2_Pos) /*!< 0x00000004 */
2018-03-31 15:34:59 +02:00
# define USB_DADDR_ADD2 USB_DADDR_ADD2_Msk /*!< Bit 2 */
# define USB_DADDR_ADD3_Pos (3U)
2019-07-22 02:29:14 +02:00
# define USB_DADDR_ADD3_Msk (0x1UL << USB_DADDR_ADD3_Pos) /*!< 0x00000008 */
2018-03-31 15:34:59 +02:00
# define USB_DADDR_ADD3 USB_DADDR_ADD3_Msk /*!< Bit 3 */
# define USB_DADDR_ADD4_Pos (4U)
2019-07-22 02:29:14 +02:00
# define USB_DADDR_ADD4_Msk (0x1UL << USB_DADDR_ADD4_Pos) /*!< 0x00000010 */
2018-03-31 15:34:59 +02:00
# define USB_DADDR_ADD4 USB_DADDR_ADD4_Msk /*!< Bit 4 */
# define USB_DADDR_ADD5_Pos (5U)
2019-07-22 02:29:14 +02:00
# define USB_DADDR_ADD5_Msk (0x1UL << USB_DADDR_ADD5_Pos) /*!< 0x00000020 */
2018-03-31 15:34:59 +02:00
# define USB_DADDR_ADD5 USB_DADDR_ADD5_Msk /*!< Bit 5 */
# define USB_DADDR_ADD6_Pos (6U)
2019-07-22 02:29:14 +02:00
# define USB_DADDR_ADD6_Msk (0x1UL << USB_DADDR_ADD6_Pos) /*!< 0x00000040 */
2018-03-31 15:34:59 +02:00
# define USB_DADDR_ADD6 USB_DADDR_ADD6_Msk /*!< Bit 6 */
# define USB_DADDR_EF_Pos (7U)
2019-07-22 02:29:14 +02:00
# define USB_DADDR_EF_Msk (0x1UL << USB_DADDR_EF_Pos) /*!< 0x00000080 */
2018-03-31 15:34:59 +02:00
# define USB_DADDR_EF USB_DADDR_EF_Msk /*!< Enable Function */
/****************** Bit definition for USB_BTABLE register ******************/
# define USB_BTABLE_BTABLE_Pos (3U)
2019-07-22 02:29:14 +02:00
# define USB_BTABLE_BTABLE_Msk (0x1FFFUL << USB_BTABLE_BTABLE_Pos) /*!< 0x0000FFF8 */
2018-03-31 15:34:59 +02:00
# define USB_BTABLE_BTABLE USB_BTABLE_BTABLE_Msk /*!< Buffer Table */
/*!< Buffer descriptor table */
/***************** Bit definition for USB_ADDR0_TX register *****************/
# define USB_ADDR0_TX_ADDR0_TX_Pos (1U)
2019-07-22 02:29:14 +02:00
# define USB_ADDR0_TX_ADDR0_TX_Msk (0x7FFFUL << USB_ADDR0_TX_ADDR0_TX_Pos) /*!< 0x0000FFFE */
2018-03-31 15:34:59 +02:00
# define USB_ADDR0_TX_ADDR0_TX USB_ADDR0_TX_ADDR0_TX_Msk /*!< Transmission Buffer Address 0 */
/***************** Bit definition for USB_ADDR1_TX register *****************/
# define USB_ADDR1_TX_ADDR1_TX_Pos (1U)
2019-07-22 02:29:14 +02:00
# define USB_ADDR1_TX_ADDR1_TX_Msk (0x7FFFUL << USB_ADDR1_TX_ADDR1_TX_Pos) /*!< 0x0000FFFE */
2018-03-31 15:34:59 +02:00
# define USB_ADDR1_TX_ADDR1_TX USB_ADDR1_TX_ADDR1_TX_Msk /*!< Transmission Buffer Address 1 */
/***************** Bit definition for USB_ADDR2_TX register *****************/
# define USB_ADDR2_TX_ADDR2_TX_Pos (1U)
2019-07-22 02:29:14 +02:00
# define USB_ADDR2_TX_ADDR2_TX_Msk (0x7FFFUL << USB_ADDR2_TX_ADDR2_TX_Pos) /*!< 0x0000FFFE */
2018-03-31 15:34:59 +02:00
# define USB_ADDR2_TX_ADDR2_TX USB_ADDR2_TX_ADDR2_TX_Msk /*!< Transmission Buffer Address 2 */
/***************** Bit definition for USB_ADDR3_TX register *****************/
# define USB_ADDR3_TX_ADDR3_TX_Pos (1U)
2019-07-22 02:29:14 +02:00
# define USB_ADDR3_TX_ADDR3_TX_Msk (0x7FFFUL << USB_ADDR3_TX_ADDR3_TX_Pos) /*!< 0x0000FFFE */
2018-03-31 15:34:59 +02:00
# define USB_ADDR3_TX_ADDR3_TX USB_ADDR3_TX_ADDR3_TX_Msk /*!< Transmission Buffer Address 3 */
/***************** Bit definition for USB_ADDR4_TX register *****************/
# define USB_ADDR4_TX_ADDR4_TX_Pos (1U)
2019-07-22 02:29:14 +02:00
# define USB_ADDR4_TX_ADDR4_TX_Msk (0x7FFFUL << USB_ADDR4_TX_ADDR4_TX_Pos) /*!< 0x0000FFFE */
2018-03-31 15:34:59 +02:00
# define USB_ADDR4_TX_ADDR4_TX USB_ADDR4_TX_ADDR4_TX_Msk /*!< Transmission Buffer Address 4 */
/***************** Bit definition for USB_ADDR5_TX register *****************/
# define USB_ADDR5_TX_ADDR5_TX_Pos (1U)
2019-07-22 02:29:14 +02:00
# define USB_ADDR5_TX_ADDR5_TX_Msk (0x7FFFUL << USB_ADDR5_TX_ADDR5_TX_Pos) /*!< 0x0000FFFE */
2018-03-31 15:34:59 +02:00
# define USB_ADDR5_TX_ADDR5_TX USB_ADDR5_TX_ADDR5_TX_Msk /*!< Transmission Buffer Address 5 */
/***************** Bit definition for USB_ADDR6_TX register *****************/
# define USB_ADDR6_TX_ADDR6_TX_Pos (1U)
2019-07-22 02:29:14 +02:00
# define USB_ADDR6_TX_ADDR6_TX_Msk (0x7FFFUL << USB_ADDR6_TX_ADDR6_TX_Pos) /*!< 0x0000FFFE */
2018-03-31 15:34:59 +02:00
# define USB_ADDR6_TX_ADDR6_TX USB_ADDR6_TX_ADDR6_TX_Msk /*!< Transmission Buffer Address 6 */
/***************** Bit definition for USB_ADDR7_TX register *****************/
# define USB_ADDR7_TX_ADDR7_TX_Pos (1U)
2019-07-22 02:29:14 +02:00
# define USB_ADDR7_TX_ADDR7_TX_Msk (0x7FFFUL << USB_ADDR7_TX_ADDR7_TX_Pos) /*!< 0x0000FFFE */
2018-03-31 15:34:59 +02:00
# define USB_ADDR7_TX_ADDR7_TX USB_ADDR7_TX_ADDR7_TX_Msk /*!< Transmission Buffer Address 7 */
/*----------------------------------------------------------------------------*/
/***************** Bit definition for USB_COUNT0_TX register ****************/
# define USB_COUNT0_TX_COUNT0_TX_Pos (0U)
2019-07-22 02:29:14 +02:00
# define USB_COUNT0_TX_COUNT0_TX_Msk (0x3FFUL << USB_COUNT0_TX_COUNT0_TX_Pos) /*!< 0x000003FF */
2018-03-31 15:34:59 +02:00
# define USB_COUNT0_TX_COUNT0_TX USB_COUNT0_TX_COUNT0_TX_Msk /*!< Transmission Byte Count 0 */
/***************** Bit definition for USB_COUNT1_TX register ****************/
# define USB_COUNT1_TX_COUNT1_TX_Pos (0U)
2019-07-22 02:29:14 +02:00
# define USB_COUNT1_TX_COUNT1_TX_Msk (0x3FFUL << USB_COUNT1_TX_COUNT1_TX_Pos) /*!< 0x000003FF */
2018-03-31 15:34:59 +02:00
# define USB_COUNT1_TX_COUNT1_TX USB_COUNT1_TX_COUNT1_TX_Msk /*!< Transmission Byte Count 1 */
/***************** Bit definition for USB_COUNT2_TX register ****************/
# define USB_COUNT2_TX_COUNT2_TX_Pos (0U)
2019-07-22 02:29:14 +02:00
# define USB_COUNT2_TX_COUNT2_TX_Msk (0x3FFUL << USB_COUNT2_TX_COUNT2_TX_Pos) /*!< 0x000003FF */
2018-03-31 15:34:59 +02:00
# define USB_COUNT2_TX_COUNT2_TX USB_COUNT2_TX_COUNT2_TX_Msk /*!< Transmission Byte Count 2 */
/***************** Bit definition for USB_COUNT3_TX register ****************/
# define USB_COUNT3_TX_COUNT3_TX_Pos (0U)
2019-07-22 02:29:14 +02:00
# define USB_COUNT3_TX_COUNT3_TX_Msk (0x3FFUL << USB_COUNT3_TX_COUNT3_TX_Pos) /*!< 0x000003FF */
2018-03-31 15:34:59 +02:00
# define USB_COUNT3_TX_COUNT3_TX USB_COUNT3_TX_COUNT3_TX_Msk /*!< Transmission Byte Count 3 */
/***************** Bit definition for USB_COUNT4_TX register ****************/
# define USB_COUNT4_TX_COUNT4_TX_Pos (0U)
2019-07-22 02:29:14 +02:00
# define USB_COUNT4_TX_COUNT4_TX_Msk (0x3FFUL << USB_COUNT4_TX_COUNT4_TX_Pos) /*!< 0x000003FF */
2018-03-31 15:34:59 +02:00
# define USB_COUNT4_TX_COUNT4_TX USB_COUNT4_TX_COUNT4_TX_Msk /*!< Transmission Byte Count 4 */
/***************** Bit definition for USB_COUNT5_TX register ****************/
# define USB_COUNT5_TX_COUNT5_TX_Pos (0U)
2019-07-22 02:29:14 +02:00
# define USB_COUNT5_TX_COUNT5_TX_Msk (0x3FFUL << USB_COUNT5_TX_COUNT5_TX_Pos) /*!< 0x000003FF */
2018-03-31 15:34:59 +02:00
# define USB_COUNT5_TX_COUNT5_TX USB_COUNT5_TX_COUNT5_TX_Msk /*!< Transmission Byte Count 5 */
/***************** Bit definition for USB_COUNT6_TX register ****************/
# define USB_COUNT6_TX_COUNT6_TX_Pos (0U)
2019-07-22 02:29:14 +02:00
# define USB_COUNT6_TX_COUNT6_TX_Msk (0x3FFUL << USB_COUNT6_TX_COUNT6_TX_Pos) /*!< 0x000003FF */
2018-03-31 15:34:59 +02:00
# define USB_COUNT6_TX_COUNT6_TX USB_COUNT6_TX_COUNT6_TX_Msk /*!< Transmission Byte Count 6 */
/***************** Bit definition for USB_COUNT7_TX register ****************/
# define USB_COUNT7_TX_COUNT7_TX_Pos (0U)
2019-07-22 02:29:14 +02:00
# define USB_COUNT7_TX_COUNT7_TX_Msk (0x3FFUL << USB_COUNT7_TX_COUNT7_TX_Pos) /*!< 0x000003FF */
2018-03-31 15:34:59 +02:00
# define USB_COUNT7_TX_COUNT7_TX USB_COUNT7_TX_COUNT7_TX_Msk /*!< Transmission Byte Count 7 */
/*----------------------------------------------------------------------------*/
/**************** Bit definition for USB_COUNT0_TX_0 register ***************/
# define USB_COUNT0_TX_0_COUNT0_TX_0 0x000003FFU /*!< Transmission Byte Count 0 (low) */
/**************** Bit definition for USB_COUNT0_TX_1 register ***************/
# define USB_COUNT0_TX_1_COUNT0_TX_1 0x03FF0000U /*!< Transmission Byte Count 0 (high) */
/**************** Bit definition for USB_COUNT1_TX_0 register ***************/
# define USB_COUNT1_TX_0_COUNT1_TX_0 0x000003FFU /*!< Transmission Byte Count 1 (low) */
/**************** Bit definition for USB_COUNT1_TX_1 register ***************/
# define USB_COUNT1_TX_1_COUNT1_TX_1 0x03FF0000U /*!< Transmission Byte Count 1 (high) */
/**************** Bit definition for USB_COUNT2_TX_0 register ***************/
# define USB_COUNT2_TX_0_COUNT2_TX_0 0x000003FFU /*!< Transmission Byte Count 2 (low) */
/**************** Bit definition for USB_COUNT2_TX_1 register ***************/
# define USB_COUNT2_TX_1_COUNT2_TX_1 0x03FF0000U /*!< Transmission Byte Count 2 (high) */
/**************** Bit definition for USB_COUNT3_TX_0 register ***************/
# define USB_COUNT3_TX_0_COUNT3_TX_0 0x000003FFU /*!< Transmission Byte Count 3 (low) */
/**************** Bit definition for USB_COUNT3_TX_1 register ***************/
# define USB_COUNT3_TX_1_COUNT3_TX_1 0x03FF0000U /*!< Transmission Byte Count 3 (high) */
/**************** Bit definition for USB_COUNT4_TX_0 register ***************/
# define USB_COUNT4_TX_0_COUNT4_TX_0 0x000003FFU /*!< Transmission Byte Count 4 (low) */
/**************** Bit definition for USB_COUNT4_TX_1 register ***************/
# define USB_COUNT4_TX_1_COUNT4_TX_1 0x03FF0000U /*!< Transmission Byte Count 4 (high) */
/**************** Bit definition for USB_COUNT5_TX_0 register ***************/
# define USB_COUNT5_TX_0_COUNT5_TX_0 0x000003FFU /*!< Transmission Byte Count 5 (low) */
/**************** Bit definition for USB_COUNT5_TX_1 register ***************/
# define USB_COUNT5_TX_1_COUNT5_TX_1 0x03FF0000U /*!< Transmission Byte Count 5 (high) */
/**************** Bit definition for USB_COUNT6_TX_0 register ***************/
# define USB_COUNT6_TX_0_COUNT6_TX_0 0x000003FFU /*!< Transmission Byte Count 6 (low) */
/**************** Bit definition for USB_COUNT6_TX_1 register ***************/
# define USB_COUNT6_TX_1_COUNT6_TX_1 0x03FF0000U /*!< Transmission Byte Count 6 (high) */
/**************** Bit definition for USB_COUNT7_TX_0 register ***************/
# define USB_COUNT7_TX_0_COUNT7_TX_0 0x000003FFU /*!< Transmission Byte Count 7 (low) */
/**************** Bit definition for USB_COUNT7_TX_1 register ***************/
# define USB_COUNT7_TX_1_COUNT7_TX_1 0x03FF0000U /*!< Transmission Byte Count 7 (high) */
/*----------------------------------------------------------------------------*/
/***************** Bit definition for USB_ADDR0_RX register *****************/
# define USB_ADDR0_RX_ADDR0_RX_Pos (1U)
2019-07-22 02:29:14 +02:00
# define USB_ADDR0_RX_ADDR0_RX_Msk (0x7FFFUL << USB_ADDR0_RX_ADDR0_RX_Pos) /*!< 0x0000FFFE */
2018-03-31 15:34:59 +02:00
# define USB_ADDR0_RX_ADDR0_RX USB_ADDR0_RX_ADDR0_RX_Msk /*!< Reception Buffer Address 0 */
/***************** Bit definition for USB_ADDR1_RX register *****************/
# define USB_ADDR1_RX_ADDR1_RX_Pos (1U)
2019-07-22 02:29:14 +02:00
# define USB_ADDR1_RX_ADDR1_RX_Msk (0x7FFFUL << USB_ADDR1_RX_ADDR1_RX_Pos) /*!< 0x0000FFFE */
2018-03-31 15:34:59 +02:00
# define USB_ADDR1_RX_ADDR1_RX USB_ADDR1_RX_ADDR1_RX_Msk /*!< Reception Buffer Address 1 */
/***************** Bit definition for USB_ADDR2_RX register *****************/
# define USB_ADDR2_RX_ADDR2_RX_Pos (1U)
2019-07-22 02:29:14 +02:00
# define USB_ADDR2_RX_ADDR2_RX_Msk (0x7FFFUL << USB_ADDR2_RX_ADDR2_RX_Pos) /*!< 0x0000FFFE */
2018-03-31 15:34:59 +02:00
# define USB_ADDR2_RX_ADDR2_RX USB_ADDR2_RX_ADDR2_RX_Msk /*!< Reception Buffer Address 2 */
/***************** Bit definition for USB_ADDR3_RX register *****************/
# define USB_ADDR3_RX_ADDR3_RX_Pos (1U)
2019-07-22 02:29:14 +02:00
# define USB_ADDR3_RX_ADDR3_RX_Msk (0x7FFFUL << USB_ADDR3_RX_ADDR3_RX_Pos) /*!< 0x0000FFFE */
2018-03-31 15:34:59 +02:00
# define USB_ADDR3_RX_ADDR3_RX USB_ADDR3_RX_ADDR3_RX_Msk /*!< Reception Buffer Address 3 */
/***************** Bit definition for USB_ADDR4_RX register *****************/
# define USB_ADDR4_RX_ADDR4_RX_Pos (1U)
2019-07-22 02:29:14 +02:00
# define USB_ADDR4_RX_ADDR4_RX_Msk (0x7FFFUL << USB_ADDR4_RX_ADDR4_RX_Pos) /*!< 0x0000FFFE */
2018-03-31 15:34:59 +02:00
# define USB_ADDR4_RX_ADDR4_RX USB_ADDR4_RX_ADDR4_RX_Msk /*!< Reception Buffer Address 4 */
/***************** Bit definition for USB_ADDR5_RX register *****************/
# define USB_ADDR5_RX_ADDR5_RX_Pos (1U)
2019-07-22 02:29:14 +02:00
# define USB_ADDR5_RX_ADDR5_RX_Msk (0x7FFFUL << USB_ADDR5_RX_ADDR5_RX_Pos) /*!< 0x0000FFFE */
2018-03-31 15:34:59 +02:00
# define USB_ADDR5_RX_ADDR5_RX USB_ADDR5_RX_ADDR5_RX_Msk /*!< Reception Buffer Address 5 */
/***************** Bit definition for USB_ADDR6_RX register *****************/
# define USB_ADDR6_RX_ADDR6_RX_Pos (1U)
2019-07-22 02:29:14 +02:00
# define USB_ADDR6_RX_ADDR6_RX_Msk (0x7FFFUL << USB_ADDR6_RX_ADDR6_RX_Pos) /*!< 0x0000FFFE */
2018-03-31 15:34:59 +02:00
# define USB_ADDR6_RX_ADDR6_RX USB_ADDR6_RX_ADDR6_RX_Msk /*!< Reception Buffer Address 6 */
/***************** Bit definition for USB_ADDR7_RX register *****************/
# define USB_ADDR7_RX_ADDR7_RX_Pos (1U)
2019-07-22 02:29:14 +02:00
# define USB_ADDR7_RX_ADDR7_RX_Msk (0x7FFFUL << USB_ADDR7_RX_ADDR7_RX_Pos) /*!< 0x0000FFFE */
2018-03-31 15:34:59 +02:00
# define USB_ADDR7_RX_ADDR7_RX USB_ADDR7_RX_ADDR7_RX_Msk /*!< Reception Buffer Address 7 */
/*----------------------------------------------------------------------------*/
/***************** Bit definition for USB_COUNT0_RX register ****************/
# define USB_COUNT0_RX_COUNT0_RX_Pos (0U)
2019-07-22 02:29:14 +02:00
# define USB_COUNT0_RX_COUNT0_RX_Msk (0x3FFUL << USB_COUNT0_RX_COUNT0_RX_Pos) /*!< 0x000003FF */
2018-03-31 15:34:59 +02:00
# define USB_COUNT0_RX_COUNT0_RX USB_COUNT0_RX_COUNT0_RX_Msk /*!< Reception Byte Count */
# define USB_COUNT0_RX_NUM_BLOCK_Pos (10U)
2019-07-22 02:29:14 +02:00
# define USB_COUNT0_RX_NUM_BLOCK_Msk (0x1FUL << USB_COUNT0_RX_NUM_BLOCK_Pos) /*!< 0x00007C00 */
2018-03-31 15:34:59 +02:00
# define USB_COUNT0_RX_NUM_BLOCK USB_COUNT0_RX_NUM_BLOCK_Msk /*!< NUM_BLOCK[4:0] bits (Number of blocks) */
2019-07-22 02:29:14 +02:00
# define USB_COUNT0_RX_NUM_BLOCK_0 (0x01UL << USB_COUNT0_RX_NUM_BLOCK_Pos) /*!< 0x00000400 */
# define USB_COUNT0_RX_NUM_BLOCK_1 (0x02UL << USB_COUNT0_RX_NUM_BLOCK_Pos) /*!< 0x00000800 */
# define USB_COUNT0_RX_NUM_BLOCK_2 (0x04UL << USB_COUNT0_RX_NUM_BLOCK_Pos) /*!< 0x00001000 */
# define USB_COUNT0_RX_NUM_BLOCK_3 (0x08UL << USB_COUNT0_RX_NUM_BLOCK_Pos) /*!< 0x00002000 */
# define USB_COUNT0_RX_NUM_BLOCK_4 (0x10UL << USB_COUNT0_RX_NUM_BLOCK_Pos) /*!< 0x00004000 */
2018-03-31 15:34:59 +02:00
# define USB_COUNT0_RX_BLSIZE_Pos (15U)
2019-07-22 02:29:14 +02:00
# define USB_COUNT0_RX_BLSIZE_Msk (0x1UL << USB_COUNT0_RX_BLSIZE_Pos) /*!< 0x00008000 */
2018-03-31 15:34:59 +02:00
# define USB_COUNT0_RX_BLSIZE USB_COUNT0_RX_BLSIZE_Msk /*!< BLock SIZE */
/***************** Bit definition for USB_COUNT1_RX register ****************/
# define USB_COUNT1_RX_COUNT1_RX_Pos (0U)
2019-07-22 02:29:14 +02:00
# define USB_COUNT1_RX_COUNT1_RX_Msk (0x3FFUL << USB_COUNT1_RX_COUNT1_RX_Pos) /*!< 0x000003FF */
2018-03-31 15:34:59 +02:00
# define USB_COUNT1_RX_COUNT1_RX USB_COUNT1_RX_COUNT1_RX_Msk /*!< Reception Byte Count */
# define USB_COUNT1_RX_NUM_BLOCK_Pos (10U)
2019-07-22 02:29:14 +02:00
# define USB_COUNT1_RX_NUM_BLOCK_Msk (0x1FUL << USB_COUNT1_RX_NUM_BLOCK_Pos) /*!< 0x00007C00 */
2018-03-31 15:34:59 +02:00
# define USB_COUNT1_RX_NUM_BLOCK USB_COUNT1_RX_NUM_BLOCK_Msk /*!< NUM_BLOCK[4:0] bits (Number of blocks) */
2019-07-22 02:29:14 +02:00
# define USB_COUNT1_RX_NUM_BLOCK_0 (0x01UL << USB_COUNT1_RX_NUM_BLOCK_Pos) /*!< 0x00000400 */
# define USB_COUNT1_RX_NUM_BLOCK_1 (0x02UL << USB_COUNT1_RX_NUM_BLOCK_Pos) /*!< 0x00000800 */
# define USB_COUNT1_RX_NUM_BLOCK_2 (0x04UL << USB_COUNT1_RX_NUM_BLOCK_Pos) /*!< 0x00001000 */
# define USB_COUNT1_RX_NUM_BLOCK_3 (0x08UL << USB_COUNT1_RX_NUM_BLOCK_Pos) /*!< 0x00002000 */
# define USB_COUNT1_RX_NUM_BLOCK_4 (0x10UL << USB_COUNT1_RX_NUM_BLOCK_Pos) /*!< 0x00004000 */
2018-03-31 15:34:59 +02:00
# define USB_COUNT1_RX_BLSIZE_Pos (15U)
2019-07-22 02:29:14 +02:00
# define USB_COUNT1_RX_BLSIZE_Msk (0x1UL << USB_COUNT1_RX_BLSIZE_Pos) /*!< 0x00008000 */
2018-03-31 15:34:59 +02:00
# define USB_COUNT1_RX_BLSIZE USB_COUNT1_RX_BLSIZE_Msk /*!< BLock SIZE */
/***************** Bit definition for USB_COUNT2_RX register ****************/
# define USB_COUNT2_RX_COUNT2_RX_Pos (0U)
2019-07-22 02:29:14 +02:00
# define USB_COUNT2_RX_COUNT2_RX_Msk (0x3FFUL << USB_COUNT2_RX_COUNT2_RX_Pos) /*!< 0x000003FF */
2018-03-31 15:34:59 +02:00
# define USB_COUNT2_RX_COUNT2_RX USB_COUNT2_RX_COUNT2_RX_Msk /*!< Reception Byte Count */
# define USB_COUNT2_RX_NUM_BLOCK_Pos (10U)
2019-07-22 02:29:14 +02:00
# define USB_COUNT2_RX_NUM_BLOCK_Msk (0x1FUL << USB_COUNT2_RX_NUM_BLOCK_Pos) /*!< 0x00007C00 */
2018-03-31 15:34:59 +02:00
# define USB_COUNT2_RX_NUM_BLOCK USB_COUNT2_RX_NUM_BLOCK_Msk /*!< NUM_BLOCK[4:0] bits (Number of blocks) */
2019-07-22 02:29:14 +02:00
# define USB_COUNT2_RX_NUM_BLOCK_0 (0x01UL << USB_COUNT2_RX_NUM_BLOCK_Pos) /*!< 0x00000400 */
# define USB_COUNT2_RX_NUM_BLOCK_1 (0x02UL << USB_COUNT2_RX_NUM_BLOCK_Pos) /*!< 0x00000800 */
# define USB_COUNT2_RX_NUM_BLOCK_2 (0x04UL << USB_COUNT2_RX_NUM_BLOCK_Pos) /*!< 0x00001000 */
# define USB_COUNT2_RX_NUM_BLOCK_3 (0x08UL << USB_COUNT2_RX_NUM_BLOCK_Pos) /*!< 0x00002000 */
# define USB_COUNT2_RX_NUM_BLOCK_4 (0x10UL << USB_COUNT2_RX_NUM_BLOCK_Pos) /*!< 0x00004000 */
2018-03-31 15:34:59 +02:00
# define USB_COUNT2_RX_BLSIZE_Pos (15U)
2019-07-22 02:29:14 +02:00
# define USB_COUNT2_RX_BLSIZE_Msk (0x1UL << USB_COUNT2_RX_BLSIZE_Pos) /*!< 0x00008000 */
2018-03-31 15:34:59 +02:00
# define USB_COUNT2_RX_BLSIZE USB_COUNT2_RX_BLSIZE_Msk /*!< BLock SIZE */
/***************** Bit definition for USB_COUNT3_RX register ****************/
# define USB_COUNT3_RX_COUNT3_RX_Pos (0U)
2019-07-22 02:29:14 +02:00
# define USB_COUNT3_RX_COUNT3_RX_Msk (0x3FFUL << USB_COUNT3_RX_COUNT3_RX_Pos) /*!< 0x000003FF */
2018-03-31 15:34:59 +02:00
# define USB_COUNT3_RX_COUNT3_RX USB_COUNT3_RX_COUNT3_RX_Msk /*!< Reception Byte Count */
# define USB_COUNT3_RX_NUM_BLOCK_Pos (10U)
2019-07-22 02:29:14 +02:00
# define USB_COUNT3_RX_NUM_BLOCK_Msk (0x1FUL << USB_COUNT3_RX_NUM_BLOCK_Pos) /*!< 0x00007C00 */
2018-03-31 15:34:59 +02:00
# define USB_COUNT3_RX_NUM_BLOCK USB_COUNT3_RX_NUM_BLOCK_Msk /*!< NUM_BLOCK[4:0] bits (Number of blocks) */
2019-07-22 02:29:14 +02:00
# define USB_COUNT3_RX_NUM_BLOCK_0 (0x01UL << USB_COUNT3_RX_NUM_BLOCK_Pos) /*!< 0x00000400 */
# define USB_COUNT3_RX_NUM_BLOCK_1 (0x02UL << USB_COUNT3_RX_NUM_BLOCK_Pos) /*!< 0x00000800 */
# define USB_COUNT3_RX_NUM_BLOCK_2 (0x04UL << USB_COUNT3_RX_NUM_BLOCK_Pos) /*!< 0x00001000 */
# define USB_COUNT3_RX_NUM_BLOCK_3 (0x08UL << USB_COUNT3_RX_NUM_BLOCK_Pos) /*!< 0x00002000 */
# define USB_COUNT3_RX_NUM_BLOCK_4 (0x10UL << USB_COUNT3_RX_NUM_BLOCK_Pos) /*!< 0x00004000 */
2018-03-31 15:34:59 +02:00
# define USB_COUNT3_RX_BLSIZE_Pos (15U)
2019-07-22 02:29:14 +02:00
# define USB_COUNT3_RX_BLSIZE_Msk (0x1UL << USB_COUNT3_RX_BLSIZE_Pos) /*!< 0x00008000 */
2018-03-31 15:34:59 +02:00
# define USB_COUNT3_RX_BLSIZE USB_COUNT3_RX_BLSIZE_Msk /*!< BLock SIZE */
/***************** Bit definition for USB_COUNT4_RX register ****************/
# define USB_COUNT4_RX_COUNT4_RX_Pos (0U)
2019-07-22 02:29:14 +02:00
# define USB_COUNT4_RX_COUNT4_RX_Msk (0x3FFUL << USB_COUNT4_RX_COUNT4_RX_Pos) /*!< 0x000003FF */
2018-03-31 15:34:59 +02:00
# define USB_COUNT4_RX_COUNT4_RX USB_COUNT4_RX_COUNT4_RX_Msk /*!< Reception Byte Count */
# define USB_COUNT4_RX_NUM_BLOCK_Pos (10U)
2019-07-22 02:29:14 +02:00
# define USB_COUNT4_RX_NUM_BLOCK_Msk (0x1FUL << USB_COUNT4_RX_NUM_BLOCK_Pos) /*!< 0x00007C00 */
2018-03-31 15:34:59 +02:00
# define USB_COUNT4_RX_NUM_BLOCK USB_COUNT4_RX_NUM_BLOCK_Msk /*!< NUM_BLOCK[4:0] bits (Number of blocks) */
2019-07-22 02:29:14 +02:00
# define USB_COUNT4_RX_NUM_BLOCK_0 (0x01UL << USB_COUNT4_RX_NUM_BLOCK_Pos) /*!< 0x00000400 */
# define USB_COUNT4_RX_NUM_BLOCK_1 (0x02UL << USB_COUNT4_RX_NUM_BLOCK_Pos) /*!< 0x00000800 */
# define USB_COUNT4_RX_NUM_BLOCK_2 (0x04UL << USB_COUNT4_RX_NUM_BLOCK_Pos) /*!< 0x00001000 */
# define USB_COUNT4_RX_NUM_BLOCK_3 (0x08UL << USB_COUNT4_RX_NUM_BLOCK_Pos) /*!< 0x00002000 */
# define USB_COUNT4_RX_NUM_BLOCK_4 (0x10UL << USB_COUNT4_RX_NUM_BLOCK_Pos) /*!< 0x00004000 */
2018-03-31 15:34:59 +02:00
# define USB_COUNT4_RX_BLSIZE_Pos (15U)
2019-07-22 02:29:14 +02:00
# define USB_COUNT4_RX_BLSIZE_Msk (0x1UL << USB_COUNT4_RX_BLSIZE_Pos) /*!< 0x00008000 */
2018-03-31 15:34:59 +02:00
# define USB_COUNT4_RX_BLSIZE USB_COUNT4_RX_BLSIZE_Msk /*!< BLock SIZE */
/***************** Bit definition for USB_COUNT5_RX register ****************/
# define USB_COUNT5_RX_COUNT5_RX_Pos (0U)
2019-07-22 02:29:14 +02:00
# define USB_COUNT5_RX_COUNT5_RX_Msk (0x3FFUL << USB_COUNT5_RX_COUNT5_RX_Pos) /*!< 0x000003FF */
2018-03-31 15:34:59 +02:00
# define USB_COUNT5_RX_COUNT5_RX USB_COUNT5_RX_COUNT5_RX_Msk /*!< Reception Byte Count */
# define USB_COUNT5_RX_NUM_BLOCK_Pos (10U)
2019-07-22 02:29:14 +02:00
# define USB_COUNT5_RX_NUM_BLOCK_Msk (0x1FUL << USB_COUNT5_RX_NUM_BLOCK_Pos) /*!< 0x00007C00 */
2018-03-31 15:34:59 +02:00
# define USB_COUNT5_RX_NUM_BLOCK USB_COUNT5_RX_NUM_BLOCK_Msk /*!< NUM_BLOCK[4:0] bits (Number of blocks) */
2019-07-22 02:29:14 +02:00
# define USB_COUNT5_RX_NUM_BLOCK_0 (0x01UL << USB_COUNT5_RX_NUM_BLOCK_Pos) /*!< 0x00000400 */
# define USB_COUNT5_RX_NUM_BLOCK_1 (0x02UL << USB_COUNT5_RX_NUM_BLOCK_Pos) /*!< 0x00000800 */
# define USB_COUNT5_RX_NUM_BLOCK_2 (0x04UL << USB_COUNT5_RX_NUM_BLOCK_Pos) /*!< 0x00001000 */
# define USB_COUNT5_RX_NUM_BLOCK_3 (0x08UL << USB_COUNT5_RX_NUM_BLOCK_Pos) /*!< 0x00002000 */
# define USB_COUNT5_RX_NUM_BLOCK_4 (0x10UL << USB_COUNT5_RX_NUM_BLOCK_Pos) /*!< 0x00004000 */
2018-03-31 15:34:59 +02:00
# define USB_COUNT5_RX_BLSIZE_Pos (15U)
2019-07-22 02:29:14 +02:00
# define USB_COUNT5_RX_BLSIZE_Msk (0x1UL << USB_COUNT5_RX_BLSIZE_Pos) /*!< 0x00008000 */
2018-03-31 15:34:59 +02:00
# define USB_COUNT5_RX_BLSIZE USB_COUNT5_RX_BLSIZE_Msk /*!< BLock SIZE */
/***************** Bit definition for USB_COUNT6_RX register ****************/
# define USB_COUNT6_RX_COUNT6_RX_Pos (0U)
2019-07-22 02:29:14 +02:00
# define USB_COUNT6_RX_COUNT6_RX_Msk (0x3FFUL << USB_COUNT6_RX_COUNT6_RX_Pos) /*!< 0x000003FF */
2018-03-31 15:34:59 +02:00
# define USB_COUNT6_RX_COUNT6_RX USB_COUNT6_RX_COUNT6_RX_Msk /*!< Reception Byte Count */
# define USB_COUNT6_RX_NUM_BLOCK_Pos (10U)
2019-07-22 02:29:14 +02:00
# define USB_COUNT6_RX_NUM_BLOCK_Msk (0x1FUL << USB_COUNT6_RX_NUM_BLOCK_Pos) /*!< 0x00007C00 */
2018-03-31 15:34:59 +02:00
# define USB_COUNT6_RX_NUM_BLOCK USB_COUNT6_RX_NUM_BLOCK_Msk /*!< NUM_BLOCK[4:0] bits (Number of blocks) */
2019-07-22 02:29:14 +02:00
# define USB_COUNT6_RX_NUM_BLOCK_0 (0x01UL << USB_COUNT6_RX_NUM_BLOCK_Pos) /*!< 0x00000400 */
# define USB_COUNT6_RX_NUM_BLOCK_1 (0x02UL << USB_COUNT6_RX_NUM_BLOCK_Pos) /*!< 0x00000800 */
# define USB_COUNT6_RX_NUM_BLOCK_2 (0x04UL << USB_COUNT6_RX_NUM_BLOCK_Pos) /*!< 0x00001000 */
# define USB_COUNT6_RX_NUM_BLOCK_3 (0x08UL << USB_COUNT6_RX_NUM_BLOCK_Pos) /*!< 0x00002000 */
# define USB_COUNT6_RX_NUM_BLOCK_4 (0x10UL << USB_COUNT6_RX_NUM_BLOCK_Pos) /*!< 0x00004000 */
2018-03-31 15:34:59 +02:00
# define USB_COUNT6_RX_BLSIZE_Pos (15U)
2019-07-22 02:29:14 +02:00
# define USB_COUNT6_RX_BLSIZE_Msk (0x1UL << USB_COUNT6_RX_BLSIZE_Pos) /*!< 0x00008000 */
2018-03-31 15:34:59 +02:00
# define USB_COUNT6_RX_BLSIZE USB_COUNT6_RX_BLSIZE_Msk /*!< BLock SIZE */
/***************** Bit definition for USB_COUNT7_RX register ****************/
# define USB_COUNT7_RX_COUNT7_RX_Pos (0U)
2019-07-22 02:29:14 +02:00
# define USB_COUNT7_RX_COUNT7_RX_Msk (0x3FFUL << USB_COUNT7_RX_COUNT7_RX_Pos) /*!< 0x000003FF */
2018-03-31 15:34:59 +02:00
# define USB_COUNT7_RX_COUNT7_RX USB_COUNT7_RX_COUNT7_RX_Msk /*!< Reception Byte Count */
# define USB_COUNT7_RX_NUM_BLOCK_Pos (10U)
2019-07-22 02:29:14 +02:00
# define USB_COUNT7_RX_NUM_BLOCK_Msk (0x1FUL << USB_COUNT7_RX_NUM_BLOCK_Pos) /*!< 0x00007C00 */
2018-03-31 15:34:59 +02:00
# define USB_COUNT7_RX_NUM_BLOCK USB_COUNT7_RX_NUM_BLOCK_Msk /*!< NUM_BLOCK[4:0] bits (Number of blocks) */
2019-07-22 02:29:14 +02:00
# define USB_COUNT7_RX_NUM_BLOCK_0 (0x01UL << USB_COUNT7_RX_NUM_BLOCK_Pos) /*!< 0x00000400 */
# define USB_COUNT7_RX_NUM_BLOCK_1 (0x02UL << USB_COUNT7_RX_NUM_BLOCK_Pos) /*!< 0x00000800 */
# define USB_COUNT7_RX_NUM_BLOCK_2 (0x04UL << USB_COUNT7_RX_NUM_BLOCK_Pos) /*!< 0x00001000 */
# define USB_COUNT7_RX_NUM_BLOCK_3 (0x08UL << USB_COUNT7_RX_NUM_BLOCK_Pos) /*!< 0x00002000 */
# define USB_COUNT7_RX_NUM_BLOCK_4 (0x10UL << USB_COUNT7_RX_NUM_BLOCK_Pos) /*!< 0x00004000 */
2018-03-31 15:34:59 +02:00
# define USB_COUNT7_RX_BLSIZE_Pos (15U)
2019-07-22 02:29:14 +02:00
# define USB_COUNT7_RX_BLSIZE_Msk (0x1UL << USB_COUNT7_RX_BLSIZE_Pos) /*!< 0x00008000 */
2018-03-31 15:34:59 +02:00
# define USB_COUNT7_RX_BLSIZE USB_COUNT7_RX_BLSIZE_Msk /*!< BLock SIZE */
/*----------------------------------------------------------------------------*/
/**************** Bit definition for USB_COUNT0_RX_0 register ***************/
# define USB_COUNT0_RX_0_COUNT0_RX_0 0x000003FFU /*!< Reception Byte Count (low) */
# define USB_COUNT0_RX_0_NUM_BLOCK_0 0x00007C00U /*!< NUM_BLOCK_0[4:0] bits (Number of blocks) (low) */
# define USB_COUNT0_RX_0_NUM_BLOCK_0_0 0x00000400U /*!< Bit 0 */
# define USB_COUNT0_RX_0_NUM_BLOCK_0_1 0x00000800U /*!< Bit 1 */
# define USB_COUNT0_RX_0_NUM_BLOCK_0_2 0x00001000U /*!< Bit 2 */
# define USB_COUNT0_RX_0_NUM_BLOCK_0_3 0x00002000U /*!< Bit 3 */
# define USB_COUNT0_RX_0_NUM_BLOCK_0_4 0x00004000U /*!< Bit 4 */
# define USB_COUNT0_RX_0_BLSIZE_0 0x00008000U /*!< BLock SIZE (low) */
/**************** Bit definition for USB_COUNT0_RX_1 register ***************/
# define USB_COUNT0_RX_1_COUNT0_RX_1 0x03FF0000U /*!< Reception Byte Count (high) */
# define USB_COUNT0_RX_1_NUM_BLOCK_1 0x7C000000U /*!< NUM_BLOCK_1[4:0] bits (Number of blocks) (high) */
# define USB_COUNT0_RX_1_NUM_BLOCK_1_0 0x04000000U /*!< Bit 1 */
# define USB_COUNT0_RX_1_NUM_BLOCK_1_1 0x08000000U /*!< Bit 1 */
# define USB_COUNT0_RX_1_NUM_BLOCK_1_2 0x10000000U /*!< Bit 2 */
# define USB_COUNT0_RX_1_NUM_BLOCK_1_3 0x20000000U /*!< Bit 3 */
# define USB_COUNT0_RX_1_NUM_BLOCK_1_4 0x40000000U /*!< Bit 4 */
# define USB_COUNT0_RX_1_BLSIZE_1 0x80000000U /*!< BLock SIZE (high) */
/**************** Bit definition for USB_COUNT1_RX_0 register ***************/
# define USB_COUNT1_RX_0_COUNT1_RX_0 0x000003FFU /*!< Reception Byte Count (low) */
# define USB_COUNT1_RX_0_NUM_BLOCK_0 0x00007C00U /*!< NUM_BLOCK_0[4:0] bits (Number of blocks) (low) */
# define USB_COUNT1_RX_0_NUM_BLOCK_0_0 0x00000400U /*!< Bit 0 */
# define USB_COUNT1_RX_0_NUM_BLOCK_0_1 0x00000800U /*!< Bit 1 */
# define USB_COUNT1_RX_0_NUM_BLOCK_0_2 0x00001000U /*!< Bit 2 */
# define USB_COUNT1_RX_0_NUM_BLOCK_0_3 0x00002000U /*!< Bit 3 */
# define USB_COUNT1_RX_0_NUM_BLOCK_0_4 0x00004000U /*!< Bit 4 */
# define USB_COUNT1_RX_0_BLSIZE_0 0x00008000U /*!< BLock SIZE (low) */
/**************** Bit definition for USB_COUNT1_RX_1 register ***************/
# define USB_COUNT1_RX_1_COUNT1_RX_1 0x03FF0000U /*!< Reception Byte Count (high) */
# define USB_COUNT1_RX_1_NUM_BLOCK_1 0x7C000000U /*!< NUM_BLOCK_1[4:0] bits (Number of blocks) (high) */
# define USB_COUNT1_RX_1_NUM_BLOCK_1_0 0x04000000U /*!< Bit 0 */
# define USB_COUNT1_RX_1_NUM_BLOCK_1_1 0x08000000U /*!< Bit 1 */
# define USB_COUNT1_RX_1_NUM_BLOCK_1_2 0x10000000U /*!< Bit 2 */
# define USB_COUNT1_RX_1_NUM_BLOCK_1_3 0x20000000U /*!< Bit 3 */
# define USB_COUNT1_RX_1_NUM_BLOCK_1_4 0x40000000U /*!< Bit 4 */
# define USB_COUNT1_RX_1_BLSIZE_1 0x80000000U /*!< BLock SIZE (high) */
/**************** Bit definition for USB_COUNT2_RX_0 register ***************/
# define USB_COUNT2_RX_0_COUNT2_RX_0 0x000003FFU /*!< Reception Byte Count (low) */
# define USB_COUNT2_RX_0_NUM_BLOCK_0 0x00007C00U /*!< NUM_BLOCK_0[4:0] bits (Number of blocks) (low) */
# define USB_COUNT2_RX_0_NUM_BLOCK_0_0 0x00000400U /*!< Bit 0 */
# define USB_COUNT2_RX_0_NUM_BLOCK_0_1 0x00000800U /*!< Bit 1 */
# define USB_COUNT2_RX_0_NUM_BLOCK_0_2 0x00001000U /*!< Bit 2 */
# define USB_COUNT2_RX_0_NUM_BLOCK_0_3 0x00002000U /*!< Bit 3 */
# define USB_COUNT2_RX_0_NUM_BLOCK_0_4 0x00004000U /*!< Bit 4 */
# define USB_COUNT2_RX_0_BLSIZE_0 0x00008000U /*!< BLock SIZE (low) */
/**************** Bit definition for USB_COUNT2_RX_1 register ***************/
# define USB_COUNT2_RX_1_COUNT2_RX_1 0x03FF0000U /*!< Reception Byte Count (high) */
# define USB_COUNT2_RX_1_NUM_BLOCK_1 0x7C000000U /*!< NUM_BLOCK_1[4:0] bits (Number of blocks) (high) */
# define USB_COUNT2_RX_1_NUM_BLOCK_1_0 0x04000000U /*!< Bit 0 */
# define USB_COUNT2_RX_1_NUM_BLOCK_1_1 0x08000000U /*!< Bit 1 */
# define USB_COUNT2_RX_1_NUM_BLOCK_1_2 0x10000000U /*!< Bit 2 */
# define USB_COUNT2_RX_1_NUM_BLOCK_1_3 0x20000000U /*!< Bit 3 */
# define USB_COUNT2_RX_1_NUM_BLOCK_1_4 0x40000000U /*!< Bit 4 */
# define USB_COUNT2_RX_1_BLSIZE_1 0x80000000U /*!< BLock SIZE (high) */
/**************** Bit definition for USB_COUNT3_RX_0 register ***************/
# define USB_COUNT3_RX_0_COUNT3_RX_0 0x000003FFU /*!< Reception Byte Count (low) */
# define USB_COUNT3_RX_0_NUM_BLOCK_0 0x00007C00U /*!< NUM_BLOCK_0[4:0] bits (Number of blocks) (low) */
# define USB_COUNT3_RX_0_NUM_BLOCK_0_0 0x00000400U /*!< Bit 0 */
# define USB_COUNT3_RX_0_NUM_BLOCK_0_1 0x00000800U /*!< Bit 1 */
# define USB_COUNT3_RX_0_NUM_BLOCK_0_2 0x00001000U /*!< Bit 2 */
# define USB_COUNT3_RX_0_NUM_BLOCK_0_3 0x00002000U /*!< Bit 3 */
# define USB_COUNT3_RX_0_NUM_BLOCK_0_4 0x00004000U /*!< Bit 4 */
# define USB_COUNT3_RX_0_BLSIZE_0 0x00008000U /*!< BLock SIZE (low) */
/**************** Bit definition for USB_COUNT3_RX_1 register ***************/
# define USB_COUNT3_RX_1_COUNT3_RX_1 0x03FF0000U /*!< Reception Byte Count (high) */
# define USB_COUNT3_RX_1_NUM_BLOCK_1 0x7C000000U /*!< NUM_BLOCK_1[4:0] bits (Number of blocks) (high) */
# define USB_COUNT3_RX_1_NUM_BLOCK_1_0 0x04000000U /*!< Bit 0 */
# define USB_COUNT3_RX_1_NUM_BLOCK_1_1 0x08000000U /*!< Bit 1 */
# define USB_COUNT3_RX_1_NUM_BLOCK_1_2 0x10000000U /*!< Bit 2 */
# define USB_COUNT3_RX_1_NUM_BLOCK_1_3 0x20000000U /*!< Bit 3 */
# define USB_COUNT3_RX_1_NUM_BLOCK_1_4 0x40000000U /*!< Bit 4 */
# define USB_COUNT3_RX_1_BLSIZE_1 0x80000000U /*!< BLock SIZE (high) */
/**************** Bit definition for USB_COUNT4_RX_0 register ***************/
# define USB_COUNT4_RX_0_COUNT4_RX_0 0x000003FFU /*!< Reception Byte Count (low) */
# define USB_COUNT4_RX_0_NUM_BLOCK_0 0x00007C00U /*!< NUM_BLOCK_0[4:0] bits (Number of blocks) (low) */
# define USB_COUNT4_RX_0_NUM_BLOCK_0_0 0x00000400U /*!< Bit 0 */
# define USB_COUNT4_RX_0_NUM_BLOCK_0_1 0x00000800U /*!< Bit 1 */
# define USB_COUNT4_RX_0_NUM_BLOCK_0_2 0x00001000U /*!< Bit 2 */
# define USB_COUNT4_RX_0_NUM_BLOCK_0_3 0x00002000U /*!< Bit 3 */
# define USB_COUNT4_RX_0_NUM_BLOCK_0_4 0x00004000U /*!< Bit 4 */
# define USB_COUNT4_RX_0_BLSIZE_0 0x00008000U /*!< BLock SIZE (low) */
/**************** Bit definition for USB_COUNT4_RX_1 register ***************/
# define USB_COUNT4_RX_1_COUNT4_RX_1 0x03FF0000U /*!< Reception Byte Count (high) */
# define USB_COUNT4_RX_1_NUM_BLOCK_1 0x7C000000U /*!< NUM_BLOCK_1[4:0] bits (Number of blocks) (high) */
# define USB_COUNT4_RX_1_NUM_BLOCK_1_0 0x04000000U /*!< Bit 0 */
# define USB_COUNT4_RX_1_NUM_BLOCK_1_1 0x08000000U /*!< Bit 1 */
# define USB_COUNT4_RX_1_NUM_BLOCK_1_2 0x10000000U /*!< Bit 2 */
# define USB_COUNT4_RX_1_NUM_BLOCK_1_3 0x20000000U /*!< Bit 3 */
# define USB_COUNT4_RX_1_NUM_BLOCK_1_4 0x40000000U /*!< Bit 4 */
# define USB_COUNT4_RX_1_BLSIZE_1 0x80000000U /*!< BLock SIZE (high) */
/**************** Bit definition for USB_COUNT5_RX_0 register ***************/
# define USB_COUNT5_RX_0_COUNT5_RX_0 0x000003FFU /*!< Reception Byte Count (low) */
# define USB_COUNT5_RX_0_NUM_BLOCK_0 0x00007C00U /*!< NUM_BLOCK_0[4:0] bits (Number of blocks) (low) */
# define USB_COUNT5_RX_0_NUM_BLOCK_0_0 0x00000400U /*!< Bit 0 */
# define USB_COUNT5_RX_0_NUM_BLOCK_0_1 0x00000800U /*!< Bit 1 */
# define USB_COUNT5_RX_0_NUM_BLOCK_0_2 0x00001000U /*!< Bit 2 */
# define USB_COUNT5_RX_0_NUM_BLOCK_0_3 0x00002000U /*!< Bit 3 */
# define USB_COUNT5_RX_0_NUM_BLOCK_0_4 0x00004000U /*!< Bit 4 */
# define USB_COUNT5_RX_0_BLSIZE_0 0x00008000U /*!< BLock SIZE (low) */
/**************** Bit definition for USB_COUNT5_RX_1 register ***************/
# define USB_COUNT5_RX_1_COUNT5_RX_1 0x03FF0000U /*!< Reception Byte Count (high) */
# define USB_COUNT5_RX_1_NUM_BLOCK_1 0x7C000000U /*!< NUM_BLOCK_1[4:0] bits (Number of blocks) (high) */
# define USB_COUNT5_RX_1_NUM_BLOCK_1_0 0x04000000U /*!< Bit 0 */
# define USB_COUNT5_RX_1_NUM_BLOCK_1_1 0x08000000U /*!< Bit 1 */
# define USB_COUNT5_RX_1_NUM_BLOCK_1_2 0x10000000U /*!< Bit 2 */
# define USB_COUNT5_RX_1_NUM_BLOCK_1_3 0x20000000U /*!< Bit 3 */
# define USB_COUNT5_RX_1_NUM_BLOCK_1_4 0x40000000U /*!< Bit 4 */
# define USB_COUNT5_RX_1_BLSIZE_1 0x80000000U /*!< BLock SIZE (high) */
/*************** Bit definition for USB_COUNT6_RX_0 register ***************/
# define USB_COUNT6_RX_0_COUNT6_RX_0 0x000003FFU /*!< Reception Byte Count (low) */
# define USB_COUNT6_RX_0_NUM_BLOCK_0 0x00007C00U /*!< NUM_BLOCK_0[4:0] bits (Number of blocks) (low) */
# define USB_COUNT6_RX_0_NUM_BLOCK_0_0 0x00000400U /*!< Bit 0 */
# define USB_COUNT6_RX_0_NUM_BLOCK_0_1 0x00000800U /*!< Bit 1 */
# define USB_COUNT6_RX_0_NUM_BLOCK_0_2 0x00001000U /*!< Bit 2 */
# define USB_COUNT6_RX_0_NUM_BLOCK_0_3 0x00002000U /*!< Bit 3 */
# define USB_COUNT6_RX_0_NUM_BLOCK_0_4 0x00004000U /*!< Bit 4 */
# define USB_COUNT6_RX_0_BLSIZE_0 0x00008000U /*!< BLock SIZE (low) */
/**************** Bit definition for USB_COUNT6_RX_1 register ***************/
# define USB_COUNT6_RX_1_COUNT6_RX_1 0x03FF0000U /*!< Reception Byte Count (high) */
# define USB_COUNT6_RX_1_NUM_BLOCK_1 0x7C000000U /*!< NUM_BLOCK_1[4:0] bits (Number of blocks) (high) */
# define USB_COUNT6_RX_1_NUM_BLOCK_1_0 0x04000000U /*!< Bit 0 */
# define USB_COUNT6_RX_1_NUM_BLOCK_1_1 0x08000000U /*!< Bit 1 */
# define USB_COUNT6_RX_1_NUM_BLOCK_1_2 0x10000000U /*!< Bit 2 */
# define USB_COUNT6_RX_1_NUM_BLOCK_1_3 0x20000000U /*!< Bit 3 */
# define USB_COUNT6_RX_1_NUM_BLOCK_1_4 0x40000000U /*!< Bit 4 */
# define USB_COUNT6_RX_1_BLSIZE_1 0x80000000U /*!< BLock SIZE (high) */
/*************** Bit definition for USB_COUNT7_RX_0 register ****************/
# define USB_COUNT7_RX_0_COUNT7_RX_0 0x000003FFU /*!< Reception Byte Count (low) */
# define USB_COUNT7_RX_0_NUM_BLOCK_0 0x00007C00U /*!< NUM_BLOCK_0[4:0] bits (Number of blocks) (low) */
# define USB_COUNT7_RX_0_NUM_BLOCK_0_0 0x00000400U /*!< Bit 0 */
# define USB_COUNT7_RX_0_NUM_BLOCK_0_1 0x00000800U /*!< Bit 1 */
# define USB_COUNT7_RX_0_NUM_BLOCK_0_2 0x00001000U /*!< Bit 2 */
# define USB_COUNT7_RX_0_NUM_BLOCK_0_3 0x00002000U /*!< Bit 3 */
# define USB_COUNT7_RX_0_NUM_BLOCK_0_4 0x00004000U /*!< Bit 4 */
# define USB_COUNT7_RX_0_BLSIZE_0 0x00008000U /*!< BLock SIZE (low) */
/*************** Bit definition for USB_COUNT7_RX_1 register ****************/
# define USB_COUNT7_RX_1_COUNT7_RX_1 0x03FF0000U /*!< Reception Byte Count (high) */
# define USB_COUNT7_RX_1_NUM_BLOCK_1 0x7C000000U /*!< NUM_BLOCK_1[4:0] bits (Number of blocks) (high) */
# define USB_COUNT7_RX_1_NUM_BLOCK_1_0 0x04000000U /*!< Bit 0 */
# define USB_COUNT7_RX_1_NUM_BLOCK_1_1 0x08000000U /*!< Bit 1 */
# define USB_COUNT7_RX_1_NUM_BLOCK_1_2 0x10000000U /*!< Bit 2 */
# define USB_COUNT7_RX_1_NUM_BLOCK_1_3 0x20000000U /*!< Bit 3 */
# define USB_COUNT7_RX_1_NUM_BLOCK_1_4 0x40000000U /*!< Bit 4 */
# define USB_COUNT7_RX_1_BLSIZE_1 0x80000000U /*!< BLock SIZE (high) */
/******************************************************************************/
/* */
/* Serial Peripheral Interface */
/* */
/******************************************************************************/
/******************* Bit definition for SPI_CR1 register ********************/
# define SPI_CR1_CPHA_Pos (0U)
2019-07-22 02:29:14 +02:00
# define SPI_CR1_CPHA_Msk (0x1UL << SPI_CR1_CPHA_Pos) /*!< 0x00000001 */
2018-03-31 15:34:59 +02:00
# define SPI_CR1_CPHA SPI_CR1_CPHA_Msk /*!< Clock Phase */
# define SPI_CR1_CPOL_Pos (1U)
2019-07-22 02:29:14 +02:00
# define SPI_CR1_CPOL_Msk (0x1UL << SPI_CR1_CPOL_Pos) /*!< 0x00000002 */
2018-03-31 15:34:59 +02:00
# define SPI_CR1_CPOL SPI_CR1_CPOL_Msk /*!< Clock Polarity */
# define SPI_CR1_MSTR_Pos (2U)
2019-07-22 02:29:14 +02:00
# define SPI_CR1_MSTR_Msk (0x1UL << SPI_CR1_MSTR_Pos) /*!< 0x00000004 */
2018-03-31 15:34:59 +02:00
# define SPI_CR1_MSTR SPI_CR1_MSTR_Msk /*!< Master Selection */
# define SPI_CR1_BR_Pos (3U)
2019-07-22 02:29:14 +02:00
# define SPI_CR1_BR_Msk (0x7UL << SPI_CR1_BR_Pos) /*!< 0x00000038 */
2018-03-31 15:34:59 +02:00
# define SPI_CR1_BR SPI_CR1_BR_Msk /*!< BR[2:0] bits (Baud Rate Control) */
2019-07-22 02:29:14 +02:00
# define SPI_CR1_BR_0 (0x1UL << SPI_CR1_BR_Pos) /*!< 0x00000008 */
# define SPI_CR1_BR_1 (0x2UL << SPI_CR1_BR_Pos) /*!< 0x00000010 */
# define SPI_CR1_BR_2 (0x4UL << SPI_CR1_BR_Pos) /*!< 0x00000020 */
2018-03-31 15:34:59 +02:00
# define SPI_CR1_SPE_Pos (6U)
2019-07-22 02:29:14 +02:00
# define SPI_CR1_SPE_Msk (0x1UL << SPI_CR1_SPE_Pos) /*!< 0x00000040 */
2018-03-31 15:34:59 +02:00
# define SPI_CR1_SPE SPI_CR1_SPE_Msk /*!< SPI Enable */
# define SPI_CR1_LSBFIRST_Pos (7U)
2019-07-22 02:29:14 +02:00
# define SPI_CR1_LSBFIRST_Msk (0x1UL << SPI_CR1_LSBFIRST_Pos) /*!< 0x00000080 */
2018-03-31 15:34:59 +02:00
# define SPI_CR1_LSBFIRST SPI_CR1_LSBFIRST_Msk /*!< Frame Format */
# define SPI_CR1_SSI_Pos (8U)
2019-07-22 02:29:14 +02:00
# define SPI_CR1_SSI_Msk (0x1UL << SPI_CR1_SSI_Pos) /*!< 0x00000100 */
2018-03-31 15:34:59 +02:00
# define SPI_CR1_SSI SPI_CR1_SSI_Msk /*!< Internal slave select */
# define SPI_CR1_SSM_Pos (9U)
2019-07-22 02:29:14 +02:00
# define SPI_CR1_SSM_Msk (0x1UL << SPI_CR1_SSM_Pos) /*!< 0x00000200 */
2018-03-31 15:34:59 +02:00
# define SPI_CR1_SSM SPI_CR1_SSM_Msk /*!< Software slave management */
# define SPI_CR1_RXONLY_Pos (10U)
2019-07-22 02:29:14 +02:00
# define SPI_CR1_RXONLY_Msk (0x1UL << SPI_CR1_RXONLY_Pos) /*!< 0x00000400 */
2018-03-31 15:34:59 +02:00
# define SPI_CR1_RXONLY SPI_CR1_RXONLY_Msk /*!< Receive only */
# define SPI_CR1_DFF_Pos (11U)
2019-07-22 02:29:14 +02:00
# define SPI_CR1_DFF_Msk (0x1UL << SPI_CR1_DFF_Pos) /*!< 0x00000800 */
2018-03-31 15:34:59 +02:00
# define SPI_CR1_DFF SPI_CR1_DFF_Msk /*!< Data Frame Format */
# define SPI_CR1_CRCNEXT_Pos (12U)
2019-07-22 02:29:14 +02:00
# define SPI_CR1_CRCNEXT_Msk (0x1UL << SPI_CR1_CRCNEXT_Pos) /*!< 0x00001000 */
2018-03-31 15:34:59 +02:00
# define SPI_CR1_CRCNEXT SPI_CR1_CRCNEXT_Msk /*!< Transmit CRC next */
# define SPI_CR1_CRCEN_Pos (13U)
2019-07-22 02:29:14 +02:00
# define SPI_CR1_CRCEN_Msk (0x1UL << SPI_CR1_CRCEN_Pos) /*!< 0x00002000 */
2018-03-31 15:34:59 +02:00
# define SPI_CR1_CRCEN SPI_CR1_CRCEN_Msk /*!< Hardware CRC calculation enable */
# define SPI_CR1_BIDIOE_Pos (14U)
2019-07-22 02:29:14 +02:00
# define SPI_CR1_BIDIOE_Msk (0x1UL << SPI_CR1_BIDIOE_Pos) /*!< 0x00004000 */
2018-03-31 15:34:59 +02:00
# define SPI_CR1_BIDIOE SPI_CR1_BIDIOE_Msk /*!< Output enable in bidirectional mode */
# define SPI_CR1_BIDIMODE_Pos (15U)
2019-07-22 02:29:14 +02:00
# define SPI_CR1_BIDIMODE_Msk (0x1UL << SPI_CR1_BIDIMODE_Pos) /*!< 0x00008000 */
2018-03-31 15:34:59 +02:00
# define SPI_CR1_BIDIMODE SPI_CR1_BIDIMODE_Msk /*!< Bidirectional data mode enable */
/******************* Bit definition for SPI_CR2 register ********************/
# define SPI_CR2_RXDMAEN_Pos (0U)
2019-07-22 02:29:14 +02:00
# define SPI_CR2_RXDMAEN_Msk (0x1UL << SPI_CR2_RXDMAEN_Pos) /*!< 0x00000001 */
2018-03-31 15:34:59 +02:00
# define SPI_CR2_RXDMAEN SPI_CR2_RXDMAEN_Msk /*!< Rx Buffer DMA Enable */
# define SPI_CR2_TXDMAEN_Pos (1U)
2019-07-22 02:29:14 +02:00
# define SPI_CR2_TXDMAEN_Msk (0x1UL << SPI_CR2_TXDMAEN_Pos) /*!< 0x00000002 */
2018-03-31 15:34:59 +02:00
# define SPI_CR2_TXDMAEN SPI_CR2_TXDMAEN_Msk /*!< Tx Buffer DMA Enable */
# define SPI_CR2_SSOE_Pos (2U)
2019-07-22 02:29:14 +02:00
# define SPI_CR2_SSOE_Msk (0x1UL << SPI_CR2_SSOE_Pos) /*!< 0x00000004 */
2018-03-31 15:34:59 +02:00
# define SPI_CR2_SSOE SPI_CR2_SSOE_Msk /*!< SS Output Enable */
# define SPI_CR2_ERRIE_Pos (5U)
2019-07-22 02:29:14 +02:00
# define SPI_CR2_ERRIE_Msk (0x1UL << SPI_CR2_ERRIE_Pos) /*!< 0x00000020 */
2018-03-31 15:34:59 +02:00
# define SPI_CR2_ERRIE SPI_CR2_ERRIE_Msk /*!< Error Interrupt Enable */
# define SPI_CR2_RXNEIE_Pos (6U)
2019-07-22 02:29:14 +02:00
# define SPI_CR2_RXNEIE_Msk (0x1UL << SPI_CR2_RXNEIE_Pos) /*!< 0x00000040 */
2018-03-31 15:34:59 +02:00
# define SPI_CR2_RXNEIE SPI_CR2_RXNEIE_Msk /*!< RX buffer Not Empty Interrupt Enable */
# define SPI_CR2_TXEIE_Pos (7U)
2019-07-22 02:29:14 +02:00
# define SPI_CR2_TXEIE_Msk (0x1UL << SPI_CR2_TXEIE_Pos) /*!< 0x00000080 */
2018-03-31 15:34:59 +02:00
# define SPI_CR2_TXEIE SPI_CR2_TXEIE_Msk /*!< Tx buffer Empty Interrupt Enable */
/******************** Bit definition for SPI_SR register ********************/
# define SPI_SR_RXNE_Pos (0U)
2019-07-22 02:29:14 +02:00
# define SPI_SR_RXNE_Msk (0x1UL << SPI_SR_RXNE_Pos) /*!< 0x00000001 */
2018-03-31 15:34:59 +02:00
# define SPI_SR_RXNE SPI_SR_RXNE_Msk /*!< Receive buffer Not Empty */
# define SPI_SR_TXE_Pos (1U)
2019-07-22 02:29:14 +02:00
# define SPI_SR_TXE_Msk (0x1UL << SPI_SR_TXE_Pos) /*!< 0x00000002 */
2018-03-31 15:34:59 +02:00
# define SPI_SR_TXE SPI_SR_TXE_Msk /*!< Transmit buffer Empty */
# define SPI_SR_CHSIDE_Pos (2U)
2019-07-22 02:29:14 +02:00
# define SPI_SR_CHSIDE_Msk (0x1UL << SPI_SR_CHSIDE_Pos) /*!< 0x00000004 */
2018-03-31 15:34:59 +02:00
# define SPI_SR_CHSIDE SPI_SR_CHSIDE_Msk /*!< Channel side */
# define SPI_SR_UDR_Pos (3U)
2019-07-22 02:29:14 +02:00
# define SPI_SR_UDR_Msk (0x1UL << SPI_SR_UDR_Pos) /*!< 0x00000008 */
2018-03-31 15:34:59 +02:00
# define SPI_SR_UDR SPI_SR_UDR_Msk /*!< Underrun flag */
# define SPI_SR_CRCERR_Pos (4U)
2019-07-22 02:29:14 +02:00
# define SPI_SR_CRCERR_Msk (0x1UL << SPI_SR_CRCERR_Pos) /*!< 0x00000010 */
2018-03-31 15:34:59 +02:00
# define SPI_SR_CRCERR SPI_SR_CRCERR_Msk /*!< CRC Error flag */
# define SPI_SR_MODF_Pos (5U)
2019-07-22 02:29:14 +02:00
# define SPI_SR_MODF_Msk (0x1UL << SPI_SR_MODF_Pos) /*!< 0x00000020 */
2018-03-31 15:34:59 +02:00
# define SPI_SR_MODF SPI_SR_MODF_Msk /*!< Mode fault */
# define SPI_SR_OVR_Pos (6U)
2019-07-22 02:29:14 +02:00
# define SPI_SR_OVR_Msk (0x1UL << SPI_SR_OVR_Pos) /*!< 0x00000040 */
2018-03-31 15:34:59 +02:00
# define SPI_SR_OVR SPI_SR_OVR_Msk /*!< Overrun flag */
# define SPI_SR_BSY_Pos (7U)
2019-07-22 02:29:14 +02:00
# define SPI_SR_BSY_Msk (0x1UL << SPI_SR_BSY_Pos) /*!< 0x00000080 */
2018-03-31 15:34:59 +02:00
# define SPI_SR_BSY SPI_SR_BSY_Msk /*!< Busy flag */
/******************** Bit definition for SPI_DR register ********************/
# define SPI_DR_DR_Pos (0U)
2019-07-22 02:29:14 +02:00
# define SPI_DR_DR_Msk (0xFFFFUL << SPI_DR_DR_Pos) /*!< 0x0000FFFF */
2018-03-31 15:34:59 +02:00
# define SPI_DR_DR SPI_DR_DR_Msk /*!< Data Register */
/******************* Bit definition for SPI_CRCPR register ******************/
# define SPI_CRCPR_CRCPOLY_Pos (0U)
2019-07-22 02:29:14 +02:00
# define SPI_CRCPR_CRCPOLY_Msk (0xFFFFUL << SPI_CRCPR_CRCPOLY_Pos) /*!< 0x0000FFFF */
2018-03-31 15:34:59 +02:00
# define SPI_CRCPR_CRCPOLY SPI_CRCPR_CRCPOLY_Msk /*!< CRC polynomial register */
/****************** Bit definition for SPI_RXCRCR register ******************/
# define SPI_RXCRCR_RXCRC_Pos (0U)
2019-07-22 02:29:14 +02:00
# define SPI_RXCRCR_RXCRC_Msk (0xFFFFUL << SPI_RXCRCR_RXCRC_Pos) /*!< 0x0000FFFF */
2018-03-31 15:34:59 +02:00
# define SPI_RXCRCR_RXCRC SPI_RXCRCR_RXCRC_Msk /*!< Rx CRC Register */
/****************** Bit definition for SPI_TXCRCR register ******************/
# define SPI_TXCRCR_TXCRC_Pos (0U)
2019-07-22 02:29:14 +02:00
# define SPI_TXCRCR_TXCRC_Msk (0xFFFFUL << SPI_TXCRCR_TXCRC_Pos) /*!< 0x0000FFFF */
2018-03-31 15:34:59 +02:00
# define SPI_TXCRCR_TXCRC SPI_TXCRCR_TXCRC_Msk /*!< Tx CRC Register */
/****************** Bit definition for SPI_I2SCFGR register *****************/
# define SPI_I2SCFGR_I2SMOD_Pos (11U)
2019-07-22 02:29:14 +02:00
# define SPI_I2SCFGR_I2SMOD_Msk (0x1UL << SPI_I2SCFGR_I2SMOD_Pos) /*!< 0x00000800 */
2018-03-31 15:34:59 +02:00
# define SPI_I2SCFGR_I2SMOD SPI_I2SCFGR_I2SMOD_Msk /*!< I2S mode selection */
/******************************************************************************/
/* */
/* Inter-integrated Circuit Interface */
/* */
/******************************************************************************/
/******************* Bit definition for I2C_CR1 register ********************/
# define I2C_CR1_PE_Pos (0U)
2019-07-22 02:29:14 +02:00
# define I2C_CR1_PE_Msk (0x1UL << I2C_CR1_PE_Pos) /*!< 0x00000001 */
2018-03-31 15:34:59 +02:00
# define I2C_CR1_PE I2C_CR1_PE_Msk /*!< Peripheral Enable */
# define I2C_CR1_SMBUS_Pos (1U)
2019-07-22 02:29:14 +02:00
# define I2C_CR1_SMBUS_Msk (0x1UL << I2C_CR1_SMBUS_Pos) /*!< 0x00000002 */
2018-03-31 15:34:59 +02:00
# define I2C_CR1_SMBUS I2C_CR1_SMBUS_Msk /*!< SMBus Mode */
# define I2C_CR1_SMBTYPE_Pos (3U)
2019-07-22 02:29:14 +02:00
# define I2C_CR1_SMBTYPE_Msk (0x1UL << I2C_CR1_SMBTYPE_Pos) /*!< 0x00000008 */
2018-03-31 15:34:59 +02:00
# define I2C_CR1_SMBTYPE I2C_CR1_SMBTYPE_Msk /*!< SMBus Type */
# define I2C_CR1_ENARP_Pos (4U)
2019-07-22 02:29:14 +02:00
# define I2C_CR1_ENARP_Msk (0x1UL << I2C_CR1_ENARP_Pos) /*!< 0x00000010 */
2018-03-31 15:34:59 +02:00
# define I2C_CR1_ENARP I2C_CR1_ENARP_Msk /*!< ARP Enable */
# define I2C_CR1_ENPEC_Pos (5U)
2019-07-22 02:29:14 +02:00
# define I2C_CR1_ENPEC_Msk (0x1UL << I2C_CR1_ENPEC_Pos) /*!< 0x00000020 */
2018-03-31 15:34:59 +02:00
# define I2C_CR1_ENPEC I2C_CR1_ENPEC_Msk /*!< PEC Enable */
# define I2C_CR1_ENGC_Pos (6U)
2019-07-22 02:29:14 +02:00
# define I2C_CR1_ENGC_Msk (0x1UL << I2C_CR1_ENGC_Pos) /*!< 0x00000040 */
2018-03-31 15:34:59 +02:00
# define I2C_CR1_ENGC I2C_CR1_ENGC_Msk /*!< General Call Enable */
# define I2C_CR1_NOSTRETCH_Pos (7U)
2019-07-22 02:29:14 +02:00
# define I2C_CR1_NOSTRETCH_Msk (0x1UL << I2C_CR1_NOSTRETCH_Pos) /*!< 0x00000080 */
2018-03-31 15:34:59 +02:00
# define I2C_CR1_NOSTRETCH I2C_CR1_NOSTRETCH_Msk /*!< Clock Stretching Disable (Slave mode) */
# define I2C_CR1_START_Pos (8U)
2019-07-22 02:29:14 +02:00
# define I2C_CR1_START_Msk (0x1UL << I2C_CR1_START_Pos) /*!< 0x00000100 */
2018-03-31 15:34:59 +02:00
# define I2C_CR1_START I2C_CR1_START_Msk /*!< Start Generation */
# define I2C_CR1_STOP_Pos (9U)
2019-07-22 02:29:14 +02:00
# define I2C_CR1_STOP_Msk (0x1UL << I2C_CR1_STOP_Pos) /*!< 0x00000200 */
2018-03-31 15:34:59 +02:00
# define I2C_CR1_STOP I2C_CR1_STOP_Msk /*!< Stop Generation */
# define I2C_CR1_ACK_Pos (10U)
2019-07-22 02:29:14 +02:00
# define I2C_CR1_ACK_Msk (0x1UL << I2C_CR1_ACK_Pos) /*!< 0x00000400 */
2018-03-31 15:34:59 +02:00
# define I2C_CR1_ACK I2C_CR1_ACK_Msk /*!< Acknowledge Enable */
# define I2C_CR1_POS_Pos (11U)
2019-07-22 02:29:14 +02:00
# define I2C_CR1_POS_Msk (0x1UL << I2C_CR1_POS_Pos) /*!< 0x00000800 */
2018-03-31 15:34:59 +02:00
# define I2C_CR1_POS I2C_CR1_POS_Msk /*!< Acknowledge/PEC Position (for data reception) */
# define I2C_CR1_PEC_Pos (12U)
2019-07-22 02:29:14 +02:00
# define I2C_CR1_PEC_Msk (0x1UL << I2C_CR1_PEC_Pos) /*!< 0x00001000 */
2018-03-31 15:34:59 +02:00
# define I2C_CR1_PEC I2C_CR1_PEC_Msk /*!< Packet Error Checking */
# define I2C_CR1_ALERT_Pos (13U)
2019-07-22 02:29:14 +02:00
# define I2C_CR1_ALERT_Msk (0x1UL << I2C_CR1_ALERT_Pos) /*!< 0x00002000 */
2018-03-31 15:34:59 +02:00
# define I2C_CR1_ALERT I2C_CR1_ALERT_Msk /*!< SMBus Alert */
# define I2C_CR1_SWRST_Pos (15U)
2019-07-22 02:29:14 +02:00
# define I2C_CR1_SWRST_Msk (0x1UL << I2C_CR1_SWRST_Pos) /*!< 0x00008000 */
2018-03-31 15:34:59 +02:00
# define I2C_CR1_SWRST I2C_CR1_SWRST_Msk /*!< Software Reset */
/******************* Bit definition for I2C_CR2 register ********************/
# define I2C_CR2_FREQ_Pos (0U)
2019-07-22 02:29:14 +02:00
# define I2C_CR2_FREQ_Msk (0x3FUL << I2C_CR2_FREQ_Pos) /*!< 0x0000003F */
2018-03-31 15:34:59 +02:00
# define I2C_CR2_FREQ I2C_CR2_FREQ_Msk /*!< FREQ[5:0] bits (Peripheral Clock Frequency) */
2019-07-22 02:29:14 +02:00
# define I2C_CR2_FREQ_0 (0x01UL << I2C_CR2_FREQ_Pos) /*!< 0x00000001 */
# define I2C_CR2_FREQ_1 (0x02UL << I2C_CR2_FREQ_Pos) /*!< 0x00000002 */
# define I2C_CR2_FREQ_2 (0x04UL << I2C_CR2_FREQ_Pos) /*!< 0x00000004 */
# define I2C_CR2_FREQ_3 (0x08UL << I2C_CR2_FREQ_Pos) /*!< 0x00000008 */
# define I2C_CR2_FREQ_4 (0x10UL << I2C_CR2_FREQ_Pos) /*!< 0x00000010 */
# define I2C_CR2_FREQ_5 (0x20UL << I2C_CR2_FREQ_Pos) /*!< 0x00000020 */
2018-03-31 15:34:59 +02:00
# define I2C_CR2_ITERREN_Pos (8U)
2019-07-22 02:29:14 +02:00
# define I2C_CR2_ITERREN_Msk (0x1UL << I2C_CR2_ITERREN_Pos) /*!< 0x00000100 */
2018-03-31 15:34:59 +02:00
# define I2C_CR2_ITERREN I2C_CR2_ITERREN_Msk /*!< Error Interrupt Enable */
# define I2C_CR2_ITEVTEN_Pos (9U)
2019-07-22 02:29:14 +02:00
# define I2C_CR2_ITEVTEN_Msk (0x1UL << I2C_CR2_ITEVTEN_Pos) /*!< 0x00000200 */
2018-03-31 15:34:59 +02:00
# define I2C_CR2_ITEVTEN I2C_CR2_ITEVTEN_Msk /*!< Event Interrupt Enable */
# define I2C_CR2_ITBUFEN_Pos (10U)
2019-07-22 02:29:14 +02:00
# define I2C_CR2_ITBUFEN_Msk (0x1UL << I2C_CR2_ITBUFEN_Pos) /*!< 0x00000400 */
2018-03-31 15:34:59 +02:00
# define I2C_CR2_ITBUFEN I2C_CR2_ITBUFEN_Msk /*!< Buffer Interrupt Enable */
# define I2C_CR2_DMAEN_Pos (11U)
2019-07-22 02:29:14 +02:00
# define I2C_CR2_DMAEN_Msk (0x1UL << I2C_CR2_DMAEN_Pos) /*!< 0x00000800 */
2018-03-31 15:34:59 +02:00
# define I2C_CR2_DMAEN I2C_CR2_DMAEN_Msk /*!< DMA Requests Enable */
# define I2C_CR2_LAST_Pos (12U)
2019-07-22 02:29:14 +02:00
# define I2C_CR2_LAST_Msk (0x1UL << I2C_CR2_LAST_Pos) /*!< 0x00001000 */
2018-03-31 15:34:59 +02:00
# define I2C_CR2_LAST I2C_CR2_LAST_Msk /*!< DMA Last Transfer */
/******************* Bit definition for I2C_OAR1 register *******************/
# define I2C_OAR1_ADD1_7 0x000000FEU /*!< Interface Address */
# define I2C_OAR1_ADD8_9 0x00000300U /*!< Interface Address */
# define I2C_OAR1_ADD0_Pos (0U)
2019-07-22 02:29:14 +02:00
# define I2C_OAR1_ADD0_Msk (0x1UL << I2C_OAR1_ADD0_Pos) /*!< 0x00000001 */
2018-03-31 15:34:59 +02:00
# define I2C_OAR1_ADD0 I2C_OAR1_ADD0_Msk /*!< Bit 0 */
# define I2C_OAR1_ADD1_Pos (1U)
2019-07-22 02:29:14 +02:00
# define I2C_OAR1_ADD1_Msk (0x1UL << I2C_OAR1_ADD1_Pos) /*!< 0x00000002 */
2018-03-31 15:34:59 +02:00
# define I2C_OAR1_ADD1 I2C_OAR1_ADD1_Msk /*!< Bit 1 */
# define I2C_OAR1_ADD2_Pos (2U)
2019-07-22 02:29:14 +02:00
# define I2C_OAR1_ADD2_Msk (0x1UL << I2C_OAR1_ADD2_Pos) /*!< 0x00000004 */
2018-03-31 15:34:59 +02:00
# define I2C_OAR1_ADD2 I2C_OAR1_ADD2_Msk /*!< Bit 2 */
# define I2C_OAR1_ADD3_Pos (3U)
2019-07-22 02:29:14 +02:00
# define I2C_OAR1_ADD3_Msk (0x1UL << I2C_OAR1_ADD3_Pos) /*!< 0x00000008 */
2018-03-31 15:34:59 +02:00
# define I2C_OAR1_ADD3 I2C_OAR1_ADD3_Msk /*!< Bit 3 */
# define I2C_OAR1_ADD4_Pos (4U)
2019-07-22 02:29:14 +02:00
# define I2C_OAR1_ADD4_Msk (0x1UL << I2C_OAR1_ADD4_Pos) /*!< 0x00000010 */
2018-03-31 15:34:59 +02:00
# define I2C_OAR1_ADD4 I2C_OAR1_ADD4_Msk /*!< Bit 4 */
# define I2C_OAR1_ADD5_Pos (5U)
2019-07-22 02:29:14 +02:00
# define I2C_OAR1_ADD5_Msk (0x1UL << I2C_OAR1_ADD5_Pos) /*!< 0x00000020 */
2018-03-31 15:34:59 +02:00
# define I2C_OAR1_ADD5 I2C_OAR1_ADD5_Msk /*!< Bit 5 */
# define I2C_OAR1_ADD6_Pos (6U)
2019-07-22 02:29:14 +02:00
# define I2C_OAR1_ADD6_Msk (0x1UL << I2C_OAR1_ADD6_Pos) /*!< 0x00000040 */
2018-03-31 15:34:59 +02:00
# define I2C_OAR1_ADD6 I2C_OAR1_ADD6_Msk /*!< Bit 6 */
# define I2C_OAR1_ADD7_Pos (7U)
2019-07-22 02:29:14 +02:00
# define I2C_OAR1_ADD7_Msk (0x1UL << I2C_OAR1_ADD7_Pos) /*!< 0x00000080 */
2018-03-31 15:34:59 +02:00
# define I2C_OAR1_ADD7 I2C_OAR1_ADD7_Msk /*!< Bit 7 */
# define I2C_OAR1_ADD8_Pos (8U)
2019-07-22 02:29:14 +02:00
# define I2C_OAR1_ADD8_Msk (0x1UL << I2C_OAR1_ADD8_Pos) /*!< 0x00000100 */
2018-03-31 15:34:59 +02:00
# define I2C_OAR1_ADD8 I2C_OAR1_ADD8_Msk /*!< Bit 8 */
# define I2C_OAR1_ADD9_Pos (9U)
2019-07-22 02:29:14 +02:00
# define I2C_OAR1_ADD9_Msk (0x1UL << I2C_OAR1_ADD9_Pos) /*!< 0x00000200 */
2018-03-31 15:34:59 +02:00
# define I2C_OAR1_ADD9 I2C_OAR1_ADD9_Msk /*!< Bit 9 */
# define I2C_OAR1_ADDMODE_Pos (15U)
2019-07-22 02:29:14 +02:00
# define I2C_OAR1_ADDMODE_Msk (0x1UL << I2C_OAR1_ADDMODE_Pos) /*!< 0x00008000 */
2018-03-31 15:34:59 +02:00
# define I2C_OAR1_ADDMODE I2C_OAR1_ADDMODE_Msk /*!< Addressing Mode (Slave mode) */
/******************* Bit definition for I2C_OAR2 register *******************/
# define I2C_OAR2_ENDUAL_Pos (0U)
2019-07-22 02:29:14 +02:00
# define I2C_OAR2_ENDUAL_Msk (0x1UL << I2C_OAR2_ENDUAL_Pos) /*!< 0x00000001 */
2018-03-31 15:34:59 +02:00
# define I2C_OAR2_ENDUAL I2C_OAR2_ENDUAL_Msk /*!< Dual addressing mode enable */
# define I2C_OAR2_ADD2_Pos (1U)
2019-07-22 02:29:14 +02:00
# define I2C_OAR2_ADD2_Msk (0x7FUL << I2C_OAR2_ADD2_Pos) /*!< 0x000000FE */
2018-03-31 15:34:59 +02:00
# define I2C_OAR2_ADD2 I2C_OAR2_ADD2_Msk /*!< Interface address */
/******************** Bit definition for I2C_DR register ********************/
# define I2C_DR_DR_Pos (0U)
2019-07-22 02:29:14 +02:00
# define I2C_DR_DR_Msk (0xFFUL << I2C_DR_DR_Pos) /*!< 0x000000FF */
2018-03-31 15:34:59 +02:00
# define I2C_DR_DR I2C_DR_DR_Msk /*!< 8-bit Data Register */
/******************* Bit definition for I2C_SR1 register ********************/
# define I2C_SR1_SB_Pos (0U)
2019-07-22 02:29:14 +02:00
# define I2C_SR1_SB_Msk (0x1UL << I2C_SR1_SB_Pos) /*!< 0x00000001 */
2018-03-31 15:34:59 +02:00
# define I2C_SR1_SB I2C_SR1_SB_Msk /*!< Start Bit (Master mode) */
# define I2C_SR1_ADDR_Pos (1U)
2019-07-22 02:29:14 +02:00
# define I2C_SR1_ADDR_Msk (0x1UL << I2C_SR1_ADDR_Pos) /*!< 0x00000002 */
2018-03-31 15:34:59 +02:00
# define I2C_SR1_ADDR I2C_SR1_ADDR_Msk /*!< Address sent (master mode)/matched (slave mode) */
# define I2C_SR1_BTF_Pos (2U)
2019-07-22 02:29:14 +02:00
# define I2C_SR1_BTF_Msk (0x1UL << I2C_SR1_BTF_Pos) /*!< 0x00000004 */
2018-03-31 15:34:59 +02:00
# define I2C_SR1_BTF I2C_SR1_BTF_Msk /*!< Byte Transfer Finished */
# define I2C_SR1_ADD10_Pos (3U)
2019-07-22 02:29:14 +02:00
# define I2C_SR1_ADD10_Msk (0x1UL << I2C_SR1_ADD10_Pos) /*!< 0x00000008 */
2018-03-31 15:34:59 +02:00
# define I2C_SR1_ADD10 I2C_SR1_ADD10_Msk /*!< 10-bit header sent (Master mode) */
# define I2C_SR1_STOPF_Pos (4U)
2019-07-22 02:29:14 +02:00
# define I2C_SR1_STOPF_Msk (0x1UL << I2C_SR1_STOPF_Pos) /*!< 0x00000010 */
2018-03-31 15:34:59 +02:00
# define I2C_SR1_STOPF I2C_SR1_STOPF_Msk /*!< Stop detection (Slave mode) */
# define I2C_SR1_RXNE_Pos (6U)
2019-07-22 02:29:14 +02:00
# define I2C_SR1_RXNE_Msk (0x1UL << I2C_SR1_RXNE_Pos) /*!< 0x00000040 */
2018-03-31 15:34:59 +02:00
# define I2C_SR1_RXNE I2C_SR1_RXNE_Msk /*!< Data Register not Empty (receivers) */
# define I2C_SR1_TXE_Pos (7U)
2019-07-22 02:29:14 +02:00
# define I2C_SR1_TXE_Msk (0x1UL << I2C_SR1_TXE_Pos) /*!< 0x00000080 */
2018-03-31 15:34:59 +02:00
# define I2C_SR1_TXE I2C_SR1_TXE_Msk /*!< Data Register Empty (transmitters) */
# define I2C_SR1_BERR_Pos (8U)
2019-07-22 02:29:14 +02:00
# define I2C_SR1_BERR_Msk (0x1UL << I2C_SR1_BERR_Pos) /*!< 0x00000100 */
2018-03-31 15:34:59 +02:00
# define I2C_SR1_BERR I2C_SR1_BERR_Msk /*!< Bus Error */
# define I2C_SR1_ARLO_Pos (9U)
2019-07-22 02:29:14 +02:00
# define I2C_SR1_ARLO_Msk (0x1UL << I2C_SR1_ARLO_Pos) /*!< 0x00000200 */
2018-03-31 15:34:59 +02:00
# define I2C_SR1_ARLO I2C_SR1_ARLO_Msk /*!< Arbitration Lost (master mode) */
# define I2C_SR1_AF_Pos (10U)
2019-07-22 02:29:14 +02:00
# define I2C_SR1_AF_Msk (0x1UL << I2C_SR1_AF_Pos) /*!< 0x00000400 */
2018-03-31 15:34:59 +02:00
# define I2C_SR1_AF I2C_SR1_AF_Msk /*!< Acknowledge Failure */
# define I2C_SR1_OVR_Pos (11U)
2019-07-22 02:29:14 +02:00
# define I2C_SR1_OVR_Msk (0x1UL << I2C_SR1_OVR_Pos) /*!< 0x00000800 */
2018-03-31 15:34:59 +02:00
# define I2C_SR1_OVR I2C_SR1_OVR_Msk /*!< Overrun/Underrun */
# define I2C_SR1_PECERR_Pos (12U)
2019-07-22 02:29:14 +02:00
# define I2C_SR1_PECERR_Msk (0x1UL << I2C_SR1_PECERR_Pos) /*!< 0x00001000 */
2018-03-31 15:34:59 +02:00
# define I2C_SR1_PECERR I2C_SR1_PECERR_Msk /*!< PEC Error in reception */
# define I2C_SR1_TIMEOUT_Pos (14U)
2019-07-22 02:29:14 +02:00
# define I2C_SR1_TIMEOUT_Msk (0x1UL << I2C_SR1_TIMEOUT_Pos) /*!< 0x00004000 */
2018-03-31 15:34:59 +02:00
# define I2C_SR1_TIMEOUT I2C_SR1_TIMEOUT_Msk /*!< Timeout or Tlow Error */
# define I2C_SR1_SMBALERT_Pos (15U)
2019-07-22 02:29:14 +02:00
# define I2C_SR1_SMBALERT_Msk (0x1UL << I2C_SR1_SMBALERT_Pos) /*!< 0x00008000 */
2018-03-31 15:34:59 +02:00
# define I2C_SR1_SMBALERT I2C_SR1_SMBALERT_Msk /*!< SMBus Alert */
/******************* Bit definition for I2C_SR2 register ********************/
# define I2C_SR2_MSL_Pos (0U)
2019-07-22 02:29:14 +02:00
# define I2C_SR2_MSL_Msk (0x1UL << I2C_SR2_MSL_Pos) /*!< 0x00000001 */
2018-03-31 15:34:59 +02:00
# define I2C_SR2_MSL I2C_SR2_MSL_Msk /*!< Master/Slave */
# define I2C_SR2_BUSY_Pos (1U)
2019-07-22 02:29:14 +02:00
# define I2C_SR2_BUSY_Msk (0x1UL << I2C_SR2_BUSY_Pos) /*!< 0x00000002 */
2018-03-31 15:34:59 +02:00
# define I2C_SR2_BUSY I2C_SR2_BUSY_Msk /*!< Bus Busy */
# define I2C_SR2_TRA_Pos (2U)
2019-07-22 02:29:14 +02:00
# define I2C_SR2_TRA_Msk (0x1UL << I2C_SR2_TRA_Pos) /*!< 0x00000004 */
2018-03-31 15:34:59 +02:00
# define I2C_SR2_TRA I2C_SR2_TRA_Msk /*!< Transmitter/Receiver */
# define I2C_SR2_GENCALL_Pos (4U)
2019-07-22 02:29:14 +02:00
# define I2C_SR2_GENCALL_Msk (0x1UL << I2C_SR2_GENCALL_Pos) /*!< 0x00000010 */
2018-03-31 15:34:59 +02:00
# define I2C_SR2_GENCALL I2C_SR2_GENCALL_Msk /*!< General Call Address (Slave mode) */
# define I2C_SR2_SMBDEFAULT_Pos (5U)
2019-07-22 02:29:14 +02:00
# define I2C_SR2_SMBDEFAULT_Msk (0x1UL << I2C_SR2_SMBDEFAULT_Pos) /*!< 0x00000020 */
2018-03-31 15:34:59 +02:00
# define I2C_SR2_SMBDEFAULT I2C_SR2_SMBDEFAULT_Msk /*!< SMBus Device Default Address (Slave mode) */
# define I2C_SR2_SMBHOST_Pos (6U)
2019-07-22 02:29:14 +02:00
# define I2C_SR2_SMBHOST_Msk (0x1UL << I2C_SR2_SMBHOST_Pos) /*!< 0x00000040 */
2018-03-31 15:34:59 +02:00
# define I2C_SR2_SMBHOST I2C_SR2_SMBHOST_Msk /*!< SMBus Host Header (Slave mode) */
# define I2C_SR2_DUALF_Pos (7U)
2019-07-22 02:29:14 +02:00
# define I2C_SR2_DUALF_Msk (0x1UL << I2C_SR2_DUALF_Pos) /*!< 0x00000080 */
2018-03-31 15:34:59 +02:00
# define I2C_SR2_DUALF I2C_SR2_DUALF_Msk /*!< Dual Flag (Slave mode) */
# define I2C_SR2_PEC_Pos (8U)
2019-07-22 02:29:14 +02:00
# define I2C_SR2_PEC_Msk (0xFFUL << I2C_SR2_PEC_Pos) /*!< 0x0000FF00 */
2018-03-31 15:34:59 +02:00
# define I2C_SR2_PEC I2C_SR2_PEC_Msk /*!< Packet Error Checking Register */
/******************* Bit definition for I2C_CCR register ********************/
# define I2C_CCR_CCR_Pos (0U)
2019-07-22 02:29:14 +02:00
# define I2C_CCR_CCR_Msk (0xFFFUL << I2C_CCR_CCR_Pos) /*!< 0x00000FFF */
2018-03-31 15:34:59 +02:00
# define I2C_CCR_CCR I2C_CCR_CCR_Msk /*!< Clock Control Register in Fast/Standard mode (Master mode) */
# define I2C_CCR_DUTY_Pos (14U)
2019-07-22 02:29:14 +02:00
# define I2C_CCR_DUTY_Msk (0x1UL << I2C_CCR_DUTY_Pos) /*!< 0x00004000 */
2018-03-31 15:34:59 +02:00
# define I2C_CCR_DUTY I2C_CCR_DUTY_Msk /*!< Fast Mode Duty Cycle */
# define I2C_CCR_FS_Pos (15U)
2019-07-22 02:29:14 +02:00
# define I2C_CCR_FS_Msk (0x1UL << I2C_CCR_FS_Pos) /*!< 0x00008000 */
2018-03-31 15:34:59 +02:00
# define I2C_CCR_FS I2C_CCR_FS_Msk /*!< I2C Master Mode Selection */
/****************** Bit definition for I2C_TRISE register *******************/
# define I2C_TRISE_TRISE_Pos (0U)
2019-07-22 02:29:14 +02:00
# define I2C_TRISE_TRISE_Msk (0x3FUL << I2C_TRISE_TRISE_Pos) /*!< 0x0000003F */
2018-03-31 15:34:59 +02:00
# define I2C_TRISE_TRISE I2C_TRISE_TRISE_Msk /*!< Maximum Rise Time in Fast/Standard mode (Master mode) */
/******************************************************************************/
/* */
/* Universal Synchronous Asynchronous Receiver Transmitter */
/* */
/******************************************************************************/
/******************* Bit definition for USART_SR register *******************/
# define USART_SR_PE_Pos (0U)
2019-07-22 02:29:14 +02:00
# define USART_SR_PE_Msk (0x1UL << USART_SR_PE_Pos) /*!< 0x00000001 */
2018-03-31 15:34:59 +02:00
# define USART_SR_PE USART_SR_PE_Msk /*!< Parity Error */
# define USART_SR_FE_Pos (1U)
2019-07-22 02:29:14 +02:00
# define USART_SR_FE_Msk (0x1UL << USART_SR_FE_Pos) /*!< 0x00000002 */
2018-03-31 15:34:59 +02:00
# define USART_SR_FE USART_SR_FE_Msk /*!< Framing Error */
# define USART_SR_NE_Pos (2U)
2019-07-22 02:29:14 +02:00
# define USART_SR_NE_Msk (0x1UL << USART_SR_NE_Pos) /*!< 0x00000004 */
2018-03-31 15:34:59 +02:00
# define USART_SR_NE USART_SR_NE_Msk /*!< Noise Error Flag */
# define USART_SR_ORE_Pos (3U)
2019-07-22 02:29:14 +02:00
# define USART_SR_ORE_Msk (0x1UL << USART_SR_ORE_Pos) /*!< 0x00000008 */
2018-03-31 15:34:59 +02:00
# define USART_SR_ORE USART_SR_ORE_Msk /*!< OverRun Error */
# define USART_SR_IDLE_Pos (4U)
2019-07-22 02:29:14 +02:00
# define USART_SR_IDLE_Msk (0x1UL << USART_SR_IDLE_Pos) /*!< 0x00000010 */
2018-03-31 15:34:59 +02:00
# define USART_SR_IDLE USART_SR_IDLE_Msk /*!< IDLE line detected */
# define USART_SR_RXNE_Pos (5U)
2019-07-22 02:29:14 +02:00
# define USART_SR_RXNE_Msk (0x1UL << USART_SR_RXNE_Pos) /*!< 0x00000020 */
2018-03-31 15:34:59 +02:00
# define USART_SR_RXNE USART_SR_RXNE_Msk /*!< Read Data Register Not Empty */
# define USART_SR_TC_Pos (6U)
2019-07-22 02:29:14 +02:00
# define USART_SR_TC_Msk (0x1UL << USART_SR_TC_Pos) /*!< 0x00000040 */
2018-03-31 15:34:59 +02:00
# define USART_SR_TC USART_SR_TC_Msk /*!< Transmission Complete */
# define USART_SR_TXE_Pos (7U)
2019-07-22 02:29:14 +02:00
# define USART_SR_TXE_Msk (0x1UL << USART_SR_TXE_Pos) /*!< 0x00000080 */
2018-03-31 15:34:59 +02:00
# define USART_SR_TXE USART_SR_TXE_Msk /*!< Transmit Data Register Empty */
# define USART_SR_LBD_Pos (8U)
2019-07-22 02:29:14 +02:00
# define USART_SR_LBD_Msk (0x1UL << USART_SR_LBD_Pos) /*!< 0x00000100 */
2018-03-31 15:34:59 +02:00
# define USART_SR_LBD USART_SR_LBD_Msk /*!< LIN Break Detection Flag */
# define USART_SR_CTS_Pos (9U)
2019-07-22 02:29:14 +02:00
# define USART_SR_CTS_Msk (0x1UL << USART_SR_CTS_Pos) /*!< 0x00000200 */
2018-03-31 15:34:59 +02:00
# define USART_SR_CTS USART_SR_CTS_Msk /*!< CTS Flag */
/******************* Bit definition for USART_DR register *******************/
# define USART_DR_DR_Pos (0U)
2019-07-22 02:29:14 +02:00
# define USART_DR_DR_Msk (0x1FFUL << USART_DR_DR_Pos) /*!< 0x000001FF */
2018-03-31 15:34:59 +02:00
# define USART_DR_DR USART_DR_DR_Msk /*!< Data value */
/****************** Bit definition for USART_BRR register *******************/
# define USART_BRR_DIV_Fraction_Pos (0U)
2019-07-22 02:29:14 +02:00
# define USART_BRR_DIV_Fraction_Msk (0xFUL << USART_BRR_DIV_Fraction_Pos) /*!< 0x0000000F */
2018-03-31 15:34:59 +02:00
# define USART_BRR_DIV_Fraction USART_BRR_DIV_Fraction_Msk /*!< Fraction of USARTDIV */
# define USART_BRR_DIV_Mantissa_Pos (4U)
2019-07-22 02:29:14 +02:00
# define USART_BRR_DIV_Mantissa_Msk (0xFFFUL << USART_BRR_DIV_Mantissa_Pos) /*!< 0x0000FFF0 */
2018-03-31 15:34:59 +02:00
# define USART_BRR_DIV_Mantissa USART_BRR_DIV_Mantissa_Msk /*!< Mantissa of USARTDIV */
/****************** Bit definition for USART_CR1 register *******************/
# define USART_CR1_SBK_Pos (0U)
2019-07-22 02:29:14 +02:00
# define USART_CR1_SBK_Msk (0x1UL << USART_CR1_SBK_Pos) /*!< 0x00000001 */
2018-03-31 15:34:59 +02:00
# define USART_CR1_SBK USART_CR1_SBK_Msk /*!< Send Break */
# define USART_CR1_RWU_Pos (1U)
2019-07-22 02:29:14 +02:00
# define USART_CR1_RWU_Msk (0x1UL << USART_CR1_RWU_Pos) /*!< 0x00000002 */
2018-03-31 15:34:59 +02:00
# define USART_CR1_RWU USART_CR1_RWU_Msk /*!< Receiver wakeup */
# define USART_CR1_RE_Pos (2U)
2019-07-22 02:29:14 +02:00
# define USART_CR1_RE_Msk (0x1UL << USART_CR1_RE_Pos) /*!< 0x00000004 */
2018-03-31 15:34:59 +02:00
# define USART_CR1_RE USART_CR1_RE_Msk /*!< Receiver Enable */
# define USART_CR1_TE_Pos (3U)
2019-07-22 02:29:14 +02:00
# define USART_CR1_TE_Msk (0x1UL << USART_CR1_TE_Pos) /*!< 0x00000008 */
2018-03-31 15:34:59 +02:00
# define USART_CR1_TE USART_CR1_TE_Msk /*!< Transmitter Enable */
# define USART_CR1_IDLEIE_Pos (4U)
2019-07-22 02:29:14 +02:00
# define USART_CR1_IDLEIE_Msk (0x1UL << USART_CR1_IDLEIE_Pos) /*!< 0x00000010 */
2018-03-31 15:34:59 +02:00
# define USART_CR1_IDLEIE USART_CR1_IDLEIE_Msk /*!< IDLE Interrupt Enable */
# define USART_CR1_RXNEIE_Pos (5U)
2019-07-22 02:29:14 +02:00
# define USART_CR1_RXNEIE_Msk (0x1UL << USART_CR1_RXNEIE_Pos) /*!< 0x00000020 */
2018-03-31 15:34:59 +02:00
# define USART_CR1_RXNEIE USART_CR1_RXNEIE_Msk /*!< RXNE Interrupt Enable */
# define USART_CR1_TCIE_Pos (6U)
2019-07-22 02:29:14 +02:00
# define USART_CR1_TCIE_Msk (0x1UL << USART_CR1_TCIE_Pos) /*!< 0x00000040 */
2018-03-31 15:34:59 +02:00
# define USART_CR1_TCIE USART_CR1_TCIE_Msk /*!< Transmission Complete Interrupt Enable */
# define USART_CR1_TXEIE_Pos (7U)
2019-07-22 02:29:14 +02:00
# define USART_CR1_TXEIE_Msk (0x1UL << USART_CR1_TXEIE_Pos) /*!< 0x00000080 */
2018-03-31 15:34:59 +02:00
# define USART_CR1_TXEIE USART_CR1_TXEIE_Msk /*!< PE Interrupt Enable */
# define USART_CR1_PEIE_Pos (8U)
2019-07-22 02:29:14 +02:00
# define USART_CR1_PEIE_Msk (0x1UL << USART_CR1_PEIE_Pos) /*!< 0x00000100 */
2018-03-31 15:34:59 +02:00
# define USART_CR1_PEIE USART_CR1_PEIE_Msk /*!< PE Interrupt Enable */
# define USART_CR1_PS_Pos (9U)
2019-07-22 02:29:14 +02:00
# define USART_CR1_PS_Msk (0x1UL << USART_CR1_PS_Pos) /*!< 0x00000200 */
2018-03-31 15:34:59 +02:00
# define USART_CR1_PS USART_CR1_PS_Msk /*!< Parity Selection */
# define USART_CR1_PCE_Pos (10U)
2019-07-22 02:29:14 +02:00
# define USART_CR1_PCE_Msk (0x1UL << USART_CR1_PCE_Pos) /*!< 0x00000400 */
2018-03-31 15:34:59 +02:00
# define USART_CR1_PCE USART_CR1_PCE_Msk /*!< Parity Control Enable */
# define USART_CR1_WAKE_Pos (11U)
2019-07-22 02:29:14 +02:00
# define USART_CR1_WAKE_Msk (0x1UL << USART_CR1_WAKE_Pos) /*!< 0x00000800 */
2018-03-31 15:34:59 +02:00
# define USART_CR1_WAKE USART_CR1_WAKE_Msk /*!< Wakeup method */
# define USART_CR1_M_Pos (12U)
2019-07-22 02:29:14 +02:00
# define USART_CR1_M_Msk (0x1UL << USART_CR1_M_Pos) /*!< 0x00001000 */
2018-03-31 15:34:59 +02:00
# define USART_CR1_M USART_CR1_M_Msk /*!< Word length */
# define USART_CR1_UE_Pos (13U)
2019-07-22 02:29:14 +02:00
# define USART_CR1_UE_Msk (0x1UL << USART_CR1_UE_Pos) /*!< 0x00002000 */
2018-03-31 15:34:59 +02:00
# define USART_CR1_UE USART_CR1_UE_Msk /*!< USART Enable */
/****************** Bit definition for USART_CR2 register *******************/
# define USART_CR2_ADD_Pos (0U)
2019-07-22 02:29:14 +02:00
# define USART_CR2_ADD_Msk (0xFUL << USART_CR2_ADD_Pos) /*!< 0x0000000F */
2018-03-31 15:34:59 +02:00
# define USART_CR2_ADD USART_CR2_ADD_Msk /*!< Address of the USART node */
# define USART_CR2_LBDL_Pos (5U)
2019-07-22 02:29:14 +02:00
# define USART_CR2_LBDL_Msk (0x1UL << USART_CR2_LBDL_Pos) /*!< 0x00000020 */
2018-03-31 15:34:59 +02:00
# define USART_CR2_LBDL USART_CR2_LBDL_Msk /*!< LIN Break Detection Length */
# define USART_CR2_LBDIE_Pos (6U)
2019-07-22 02:29:14 +02:00
# define USART_CR2_LBDIE_Msk (0x1UL << USART_CR2_LBDIE_Pos) /*!< 0x00000040 */
2018-03-31 15:34:59 +02:00
# define USART_CR2_LBDIE USART_CR2_LBDIE_Msk /*!< LIN Break Detection Interrupt Enable */
# define USART_CR2_LBCL_Pos (8U)
2019-07-22 02:29:14 +02:00
# define USART_CR2_LBCL_Msk (0x1UL << USART_CR2_LBCL_Pos) /*!< 0x00000100 */
2018-03-31 15:34:59 +02:00
# define USART_CR2_LBCL USART_CR2_LBCL_Msk /*!< Last Bit Clock pulse */
# define USART_CR2_CPHA_Pos (9U)
2019-07-22 02:29:14 +02:00
# define USART_CR2_CPHA_Msk (0x1UL << USART_CR2_CPHA_Pos) /*!< 0x00000200 */
2018-03-31 15:34:59 +02:00
# define USART_CR2_CPHA USART_CR2_CPHA_Msk /*!< Clock Phase */
# define USART_CR2_CPOL_Pos (10U)
2019-07-22 02:29:14 +02:00
# define USART_CR2_CPOL_Msk (0x1UL << USART_CR2_CPOL_Pos) /*!< 0x00000400 */
2018-03-31 15:34:59 +02:00
# define USART_CR2_CPOL USART_CR2_CPOL_Msk /*!< Clock Polarity */
# define USART_CR2_CLKEN_Pos (11U)
2019-07-22 02:29:14 +02:00
# define USART_CR2_CLKEN_Msk (0x1UL << USART_CR2_CLKEN_Pos) /*!< 0x00000800 */
2018-03-31 15:34:59 +02:00
# define USART_CR2_CLKEN USART_CR2_CLKEN_Msk /*!< Clock Enable */
# define USART_CR2_STOP_Pos (12U)
2019-07-22 02:29:14 +02:00
# define USART_CR2_STOP_Msk (0x3UL << USART_CR2_STOP_Pos) /*!< 0x00003000 */
2018-03-31 15:34:59 +02:00
# define USART_CR2_STOP USART_CR2_STOP_Msk /*!< STOP[1:0] bits (STOP bits) */
2019-07-22 02:29:14 +02:00
# define USART_CR2_STOP_0 (0x1UL << USART_CR2_STOP_Pos) /*!< 0x00001000 */
# define USART_CR2_STOP_1 (0x2UL << USART_CR2_STOP_Pos) /*!< 0x00002000 */
2018-03-31 15:34:59 +02:00
# define USART_CR2_LINEN_Pos (14U)
2019-07-22 02:29:14 +02:00
# define USART_CR2_LINEN_Msk (0x1UL << USART_CR2_LINEN_Pos) /*!< 0x00004000 */
2018-03-31 15:34:59 +02:00
# define USART_CR2_LINEN USART_CR2_LINEN_Msk /*!< LIN mode enable */
/****************** Bit definition for USART_CR3 register *******************/
# define USART_CR3_EIE_Pos (0U)
2019-07-22 02:29:14 +02:00
# define USART_CR3_EIE_Msk (0x1UL << USART_CR3_EIE_Pos) /*!< 0x00000001 */
2018-03-31 15:34:59 +02:00
# define USART_CR3_EIE USART_CR3_EIE_Msk /*!< Error Interrupt Enable */
# define USART_CR3_IREN_Pos (1U)
2019-07-22 02:29:14 +02:00
# define USART_CR3_IREN_Msk (0x1UL << USART_CR3_IREN_Pos) /*!< 0x00000002 */
2018-03-31 15:34:59 +02:00
# define USART_CR3_IREN USART_CR3_IREN_Msk /*!< IrDA mode Enable */
# define USART_CR3_IRLP_Pos (2U)
2019-07-22 02:29:14 +02:00
# define USART_CR3_IRLP_Msk (0x1UL << USART_CR3_IRLP_Pos) /*!< 0x00000004 */
2018-03-31 15:34:59 +02:00
# define USART_CR3_IRLP USART_CR3_IRLP_Msk /*!< IrDA Low-Power */
# define USART_CR3_HDSEL_Pos (3U)
2019-07-22 02:29:14 +02:00
# define USART_CR3_HDSEL_Msk (0x1UL << USART_CR3_HDSEL_Pos) /*!< 0x00000008 */
2018-03-31 15:34:59 +02:00
# define USART_CR3_HDSEL USART_CR3_HDSEL_Msk /*!< Half-Duplex Selection */
# define USART_CR3_NACK_Pos (4U)
2019-07-22 02:29:14 +02:00
# define USART_CR3_NACK_Msk (0x1UL << USART_CR3_NACK_Pos) /*!< 0x00000010 */
2018-03-31 15:34:59 +02:00
# define USART_CR3_NACK USART_CR3_NACK_Msk /*!< Smartcard NACK enable */
# define USART_CR3_SCEN_Pos (5U)
2019-07-22 02:29:14 +02:00
# define USART_CR3_SCEN_Msk (0x1UL << USART_CR3_SCEN_Pos) /*!< 0x00000020 */
2018-03-31 15:34:59 +02:00
# define USART_CR3_SCEN USART_CR3_SCEN_Msk /*!< Smartcard mode enable */
# define USART_CR3_DMAR_Pos (6U)
2019-07-22 02:29:14 +02:00
# define USART_CR3_DMAR_Msk (0x1UL << USART_CR3_DMAR_Pos) /*!< 0x00000040 */
2018-03-31 15:34:59 +02:00
# define USART_CR3_DMAR USART_CR3_DMAR_Msk /*!< DMA Enable Receiver */
# define USART_CR3_DMAT_Pos (7U)
2019-07-22 02:29:14 +02:00
# define USART_CR3_DMAT_Msk (0x1UL << USART_CR3_DMAT_Pos) /*!< 0x00000080 */
2018-03-31 15:34:59 +02:00
# define USART_CR3_DMAT USART_CR3_DMAT_Msk /*!< DMA Enable Transmitter */
# define USART_CR3_RTSE_Pos (8U)
2019-07-22 02:29:14 +02:00
# define USART_CR3_RTSE_Msk (0x1UL << USART_CR3_RTSE_Pos) /*!< 0x00000100 */
2018-03-31 15:34:59 +02:00
# define USART_CR3_RTSE USART_CR3_RTSE_Msk /*!< RTS Enable */
# define USART_CR3_CTSE_Pos (9U)
2019-07-22 02:29:14 +02:00
# define USART_CR3_CTSE_Msk (0x1UL << USART_CR3_CTSE_Pos) /*!< 0x00000200 */
2018-03-31 15:34:59 +02:00
# define USART_CR3_CTSE USART_CR3_CTSE_Msk /*!< CTS Enable */
# define USART_CR3_CTSIE_Pos (10U)
2019-07-22 02:29:14 +02:00
# define USART_CR3_CTSIE_Msk (0x1UL << USART_CR3_CTSIE_Pos) /*!< 0x00000400 */
2018-03-31 15:34:59 +02:00
# define USART_CR3_CTSIE USART_CR3_CTSIE_Msk /*!< CTS Interrupt Enable */
/****************** Bit definition for USART_GTPR register ******************/
# define USART_GTPR_PSC_Pos (0U)
2019-07-22 02:29:14 +02:00
# define USART_GTPR_PSC_Msk (0xFFUL << USART_GTPR_PSC_Pos) /*!< 0x000000FF */
2018-03-31 15:34:59 +02:00
# define USART_GTPR_PSC USART_GTPR_PSC_Msk /*!< PSC[7:0] bits (Prescaler value) */
2019-07-22 02:29:14 +02:00
# define USART_GTPR_PSC_0 (0x01UL << USART_GTPR_PSC_Pos) /*!< 0x00000001 */
# define USART_GTPR_PSC_1 (0x02UL << USART_GTPR_PSC_Pos) /*!< 0x00000002 */
# define USART_GTPR_PSC_2 (0x04UL << USART_GTPR_PSC_Pos) /*!< 0x00000004 */
# define USART_GTPR_PSC_3 (0x08UL << USART_GTPR_PSC_Pos) /*!< 0x00000008 */
# define USART_GTPR_PSC_4 (0x10UL << USART_GTPR_PSC_Pos) /*!< 0x00000010 */
# define USART_GTPR_PSC_5 (0x20UL << USART_GTPR_PSC_Pos) /*!< 0x00000020 */
# define USART_GTPR_PSC_6 (0x40UL << USART_GTPR_PSC_Pos) /*!< 0x00000040 */
# define USART_GTPR_PSC_7 (0x80UL << USART_GTPR_PSC_Pos) /*!< 0x00000080 */
2018-03-31 15:34:59 +02:00
# define USART_GTPR_GT_Pos (8U)
2019-07-22 02:29:14 +02:00
# define USART_GTPR_GT_Msk (0xFFUL << USART_GTPR_GT_Pos) /*!< 0x0000FF00 */
2018-03-31 15:34:59 +02:00
# define USART_GTPR_GT USART_GTPR_GT_Msk /*!< Guard time value */
/******************************************************************************/
/* */
/* Debug MCU */
/* */
/******************************************************************************/
/**************** Bit definition for DBGMCU_IDCODE register *****************/
# define DBGMCU_IDCODE_DEV_ID_Pos (0U)
2019-07-22 02:29:14 +02:00
# define DBGMCU_IDCODE_DEV_ID_Msk (0xFFFUL << DBGMCU_IDCODE_DEV_ID_Pos) /*!< 0x00000FFF */
2018-03-31 15:34:59 +02:00
# define DBGMCU_IDCODE_DEV_ID DBGMCU_IDCODE_DEV_ID_Msk /*!< Device Identifier */
# define DBGMCU_IDCODE_REV_ID_Pos (16U)
2019-07-22 02:29:14 +02:00
# define DBGMCU_IDCODE_REV_ID_Msk (0xFFFFUL << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0xFFFF0000 */
2018-03-31 15:34:59 +02:00
# define DBGMCU_IDCODE_REV_ID DBGMCU_IDCODE_REV_ID_Msk /*!< REV_ID[15:0] bits (Revision Identifier) */
2019-07-22 02:29:14 +02:00
# define DBGMCU_IDCODE_REV_ID_0 (0x0001UL << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x00010000 */
# define DBGMCU_IDCODE_REV_ID_1 (0x0002UL << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x00020000 */
# define DBGMCU_IDCODE_REV_ID_2 (0x0004UL << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x00040000 */
# define DBGMCU_IDCODE_REV_ID_3 (0x0008UL << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x00080000 */
# define DBGMCU_IDCODE_REV_ID_4 (0x0010UL << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x00100000 */
# define DBGMCU_IDCODE_REV_ID_5 (0x0020UL << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x00200000 */
# define DBGMCU_IDCODE_REV_ID_6 (0x0040UL << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x00400000 */
# define DBGMCU_IDCODE_REV_ID_7 (0x0080UL << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x00800000 */
# define DBGMCU_IDCODE_REV_ID_8 (0x0100UL << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x01000000 */
# define DBGMCU_IDCODE_REV_ID_9 (0x0200UL << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x02000000 */
# define DBGMCU_IDCODE_REV_ID_10 (0x0400UL << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x04000000 */
# define DBGMCU_IDCODE_REV_ID_11 (0x0800UL << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x08000000 */
# define DBGMCU_IDCODE_REV_ID_12 (0x1000UL << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x10000000 */
# define DBGMCU_IDCODE_REV_ID_13 (0x2000UL << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x20000000 */
# define DBGMCU_IDCODE_REV_ID_14 (0x4000UL << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x40000000 */
# define DBGMCU_IDCODE_REV_ID_15 (0x8000UL << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0x80000000 */
2018-03-31 15:34:59 +02:00
/****************** Bit definition for DBGMCU_CR register *******************/
# define DBGMCU_CR_DBG_SLEEP_Pos (0U)
2019-07-22 02:29:14 +02:00
# define DBGMCU_CR_DBG_SLEEP_Msk (0x1UL << DBGMCU_CR_DBG_SLEEP_Pos) /*!< 0x00000001 */
2018-03-31 15:34:59 +02:00
# define DBGMCU_CR_DBG_SLEEP DBGMCU_CR_DBG_SLEEP_Msk /*!< Debug Sleep Mode */
# define DBGMCU_CR_DBG_STOP_Pos (1U)
2019-07-22 02:29:14 +02:00
# define DBGMCU_CR_DBG_STOP_Msk (0x1UL << DBGMCU_CR_DBG_STOP_Pos) /*!< 0x00000002 */
2018-03-31 15:34:59 +02:00
# define DBGMCU_CR_DBG_STOP DBGMCU_CR_DBG_STOP_Msk /*!< Debug Stop Mode */
# define DBGMCU_CR_DBG_STANDBY_Pos (2U)
2019-07-22 02:29:14 +02:00
# define DBGMCU_CR_DBG_STANDBY_Msk (0x1UL << DBGMCU_CR_DBG_STANDBY_Pos) /*!< 0x00000004 */
2018-03-31 15:34:59 +02:00
# define DBGMCU_CR_DBG_STANDBY DBGMCU_CR_DBG_STANDBY_Msk /*!< Debug Standby mode */
# define DBGMCU_CR_TRACE_IOEN_Pos (5U)
2019-07-22 02:29:14 +02:00
# define DBGMCU_CR_TRACE_IOEN_Msk (0x1UL << DBGMCU_CR_TRACE_IOEN_Pos) /*!< 0x00000020 */
2018-03-31 15:34:59 +02:00
# define DBGMCU_CR_TRACE_IOEN DBGMCU_CR_TRACE_IOEN_Msk /*!< Trace Pin Assignment Control */
# define DBGMCU_CR_TRACE_MODE_Pos (6U)
2019-07-22 02:29:14 +02:00
# define DBGMCU_CR_TRACE_MODE_Msk (0x3UL << DBGMCU_CR_TRACE_MODE_Pos) /*!< 0x000000C0 */
2018-03-31 15:34:59 +02:00
# define DBGMCU_CR_TRACE_MODE DBGMCU_CR_TRACE_MODE_Msk /*!< TRACE_MODE[1:0] bits (Trace Pin Assignment Control) */
2019-07-22 02:29:14 +02:00
# define DBGMCU_CR_TRACE_MODE_0 (0x1UL << DBGMCU_CR_TRACE_MODE_Pos) /*!< 0x00000040 */
# define DBGMCU_CR_TRACE_MODE_1 (0x2UL << DBGMCU_CR_TRACE_MODE_Pos) /*!< 0x00000080 */
2018-03-31 15:34:59 +02:00
# define DBGMCU_CR_DBG_IWDG_STOP_Pos (8U)
2019-07-22 02:29:14 +02:00
# define DBGMCU_CR_DBG_IWDG_STOP_Msk (0x1UL << DBGMCU_CR_DBG_IWDG_STOP_Pos) /*!< 0x00000100 */
2018-03-31 15:34:59 +02:00
# define DBGMCU_CR_DBG_IWDG_STOP DBGMCU_CR_DBG_IWDG_STOP_Msk /*!< Debug Independent Watchdog stopped when Core is halted */
# define DBGMCU_CR_DBG_WWDG_STOP_Pos (9U)
2019-07-22 02:29:14 +02:00
# define DBGMCU_CR_DBG_WWDG_STOP_Msk (0x1UL << DBGMCU_CR_DBG_WWDG_STOP_Pos) /*!< 0x00000200 */
2018-03-31 15:34:59 +02:00
# define DBGMCU_CR_DBG_WWDG_STOP DBGMCU_CR_DBG_WWDG_STOP_Msk /*!< Debug Window Watchdog stopped when Core is halted */
# define DBGMCU_CR_DBG_TIM2_STOP_Pos (11U)
2019-07-22 02:29:14 +02:00
# define DBGMCU_CR_DBG_TIM2_STOP_Msk (0x1UL << DBGMCU_CR_DBG_TIM2_STOP_Pos) /*!< 0x00000800 */
2018-03-31 15:34:59 +02:00
# define DBGMCU_CR_DBG_TIM2_STOP DBGMCU_CR_DBG_TIM2_STOP_Msk /*!< TIM2 counter stopped when core is halted */
# define DBGMCU_CR_DBG_TIM3_STOP_Pos (12U)
2019-07-22 02:29:14 +02:00
# define DBGMCU_CR_DBG_TIM3_STOP_Msk (0x1UL << DBGMCU_CR_DBG_TIM3_STOP_Pos) /*!< 0x00001000 */
2018-03-31 15:34:59 +02:00
# define DBGMCU_CR_DBG_TIM3_STOP DBGMCU_CR_DBG_TIM3_STOP_Msk /*!< TIM3 counter stopped when core is halted */
# define DBGMCU_CR_DBG_TIM4_STOP_Pos (13U)
2019-07-22 02:29:14 +02:00
# define DBGMCU_CR_DBG_TIM4_STOP_Msk (0x1UL << DBGMCU_CR_DBG_TIM4_STOP_Pos) /*!< 0x00002000 */
2018-03-31 15:34:59 +02:00
# define DBGMCU_CR_DBG_TIM4_STOP DBGMCU_CR_DBG_TIM4_STOP_Msk /*!< TIM4 counter stopped when core is halted */
# define DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT_Pos (15U)
2019-07-22 02:29:14 +02:00
# define DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT_Msk (0x1UL << DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT_Pos) /*!< 0x00008000 */
2018-03-31 15:34:59 +02:00
# define DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT_Msk /*!< SMBUS timeout mode stopped when Core is halted */
# define DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT_Pos (16U)
2019-07-22 02:29:14 +02:00
# define DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT_Msk (0x1UL << DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT_Pos) /*!< 0x00010000 */
2018-03-31 15:34:59 +02:00
# define DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT_Msk /*!< SMBUS timeout mode stopped when Core is halted */
/******************************************************************************/
/* */
/* FLASH and Option Bytes Registers */
/* */
/******************************************************************************/
/******************* Bit definition for FLASH_ACR register ******************/
# define FLASH_ACR_LATENCY_Pos (0U)
2019-07-22 02:29:14 +02:00
# define FLASH_ACR_LATENCY_Msk (0x7UL << FLASH_ACR_LATENCY_Pos) /*!< 0x00000007 */
2018-03-31 15:34:59 +02:00
# define FLASH_ACR_LATENCY FLASH_ACR_LATENCY_Msk /*!< LATENCY[2:0] bits (Latency) */
2019-07-22 02:29:14 +02:00
# define FLASH_ACR_LATENCY_0 (0x1UL << FLASH_ACR_LATENCY_Pos) /*!< 0x00000001 */
# define FLASH_ACR_LATENCY_1 (0x2UL << FLASH_ACR_LATENCY_Pos) /*!< 0x00000002 */
# define FLASH_ACR_LATENCY_2 (0x4UL << FLASH_ACR_LATENCY_Pos) /*!< 0x00000004 */
2018-03-31 15:34:59 +02:00
# define FLASH_ACR_HLFCYA_Pos (3U)
2019-07-22 02:29:14 +02:00
# define FLASH_ACR_HLFCYA_Msk (0x1UL << FLASH_ACR_HLFCYA_Pos) /*!< 0x00000008 */
2018-03-31 15:34:59 +02:00
# define FLASH_ACR_HLFCYA FLASH_ACR_HLFCYA_Msk /*!< Flash Half Cycle Access Enable */
# define FLASH_ACR_PRFTBE_Pos (4U)
2019-07-22 02:29:14 +02:00
# define FLASH_ACR_PRFTBE_Msk (0x1UL << FLASH_ACR_PRFTBE_Pos) /*!< 0x00000010 */
2018-03-31 15:34:59 +02:00
# define FLASH_ACR_PRFTBE FLASH_ACR_PRFTBE_Msk /*!< Prefetch Buffer Enable */
# define FLASH_ACR_PRFTBS_Pos (5U)
2019-07-22 02:29:14 +02:00
# define FLASH_ACR_PRFTBS_Msk (0x1UL << FLASH_ACR_PRFTBS_Pos) /*!< 0x00000020 */
2018-03-31 15:34:59 +02:00
# define FLASH_ACR_PRFTBS FLASH_ACR_PRFTBS_Msk /*!< Prefetch Buffer Status */
/****************** Bit definition for FLASH_KEYR register ******************/
# define FLASH_KEYR_FKEYR_Pos (0U)
2019-07-22 02:29:14 +02:00
# define FLASH_KEYR_FKEYR_Msk (0xFFFFFFFFUL << FLASH_KEYR_FKEYR_Pos) /*!< 0xFFFFFFFF */
2018-03-31 15:34:59 +02:00
# define FLASH_KEYR_FKEYR FLASH_KEYR_FKEYR_Msk /*!< FPEC Key */
# define RDP_KEY_Pos (0U)
2019-07-22 02:29:14 +02:00
# define RDP_KEY_Msk (0xA5UL << RDP_KEY_Pos) /*!< 0x000000A5 */
2018-03-31 15:34:59 +02:00
# define RDP_KEY RDP_KEY_Msk /*!< RDP Key */
# define FLASH_KEY1_Pos (0U)
2019-07-22 02:29:14 +02:00
# define FLASH_KEY1_Msk (0x45670123UL << FLASH_KEY1_Pos) /*!< 0x45670123 */
2018-03-31 15:34:59 +02:00
# define FLASH_KEY1 FLASH_KEY1_Msk /*!< FPEC Key1 */
# define FLASH_KEY2_Pos (0U)
2019-07-22 02:29:14 +02:00
# define FLASH_KEY2_Msk (0xCDEF89ABUL << FLASH_KEY2_Pos) /*!< 0xCDEF89AB */
2018-03-31 15:34:59 +02:00
# define FLASH_KEY2 FLASH_KEY2_Msk /*!< FPEC Key2 */
/***************** Bit definition for FLASH_OPTKEYR register ****************/
# define FLASH_OPTKEYR_OPTKEYR_Pos (0U)
2019-07-22 02:29:14 +02:00
# define FLASH_OPTKEYR_OPTKEYR_Msk (0xFFFFFFFFUL << FLASH_OPTKEYR_OPTKEYR_Pos) /*!< 0xFFFFFFFF */
2018-03-31 15:34:59 +02:00
# define FLASH_OPTKEYR_OPTKEYR FLASH_OPTKEYR_OPTKEYR_Msk /*!< Option Byte Key */
# define FLASH_OPTKEY1 FLASH_KEY1 /*!< Option Byte Key1 */
# define FLASH_OPTKEY2 FLASH_KEY2 /*!< Option Byte Key2 */
/****************** Bit definition for FLASH_SR register ********************/
# define FLASH_SR_BSY_Pos (0U)
2019-07-22 02:29:14 +02:00
# define FLASH_SR_BSY_Msk (0x1UL << FLASH_SR_BSY_Pos) /*!< 0x00000001 */
2018-03-31 15:34:59 +02:00
# define FLASH_SR_BSY FLASH_SR_BSY_Msk /*!< Busy */
# define FLASH_SR_PGERR_Pos (2U)
2019-07-22 02:29:14 +02:00
# define FLASH_SR_PGERR_Msk (0x1UL << FLASH_SR_PGERR_Pos) /*!< 0x00000004 */
2018-03-31 15:34:59 +02:00
# define FLASH_SR_PGERR FLASH_SR_PGERR_Msk /*!< Programming Error */
# define FLASH_SR_WRPRTERR_Pos (4U)
2019-07-22 02:29:14 +02:00
# define FLASH_SR_WRPRTERR_Msk (0x1UL << FLASH_SR_WRPRTERR_Pos) /*!< 0x00000010 */
2018-03-31 15:34:59 +02:00
# define FLASH_SR_WRPRTERR FLASH_SR_WRPRTERR_Msk /*!< Write Protection Error */
# define FLASH_SR_EOP_Pos (5U)
2019-07-22 02:29:14 +02:00
# define FLASH_SR_EOP_Msk (0x1UL << FLASH_SR_EOP_Pos) /*!< 0x00000020 */
2018-03-31 15:34:59 +02:00
# define FLASH_SR_EOP FLASH_SR_EOP_Msk /*!< End of operation */
/******************* Bit definition for FLASH_CR register *******************/
# define FLASH_CR_PG_Pos (0U)
2019-07-22 02:29:14 +02:00
# define FLASH_CR_PG_Msk (0x1UL << FLASH_CR_PG_Pos) /*!< 0x00000001 */
2018-03-31 15:34:59 +02:00
# define FLASH_CR_PG FLASH_CR_PG_Msk /*!< Programming */
# define FLASH_CR_PER_Pos (1U)
2019-07-22 02:29:14 +02:00
# define FLASH_CR_PER_Msk (0x1UL << FLASH_CR_PER_Pos) /*!< 0x00000002 */
2018-03-31 15:34:59 +02:00
# define FLASH_CR_PER FLASH_CR_PER_Msk /*!< Page Erase */
# define FLASH_CR_MER_Pos (2U)
2019-07-22 02:29:14 +02:00
# define FLASH_CR_MER_Msk (0x1UL << FLASH_CR_MER_Pos) /*!< 0x00000004 */
2018-03-31 15:34:59 +02:00
# define FLASH_CR_MER FLASH_CR_MER_Msk /*!< Mass Erase */
# define FLASH_CR_OPTPG_Pos (4U)
2019-07-22 02:29:14 +02:00
# define FLASH_CR_OPTPG_Msk (0x1UL << FLASH_CR_OPTPG_Pos) /*!< 0x00000010 */
2018-03-31 15:34:59 +02:00
# define FLASH_CR_OPTPG FLASH_CR_OPTPG_Msk /*!< Option Byte Programming */
# define FLASH_CR_OPTER_Pos (5U)
2019-07-22 02:29:14 +02:00
# define FLASH_CR_OPTER_Msk (0x1UL << FLASH_CR_OPTER_Pos) /*!< 0x00000020 */
2018-03-31 15:34:59 +02:00
# define FLASH_CR_OPTER FLASH_CR_OPTER_Msk /*!< Option Byte Erase */
# define FLASH_CR_STRT_Pos (6U)
2019-07-22 02:29:14 +02:00
# define FLASH_CR_STRT_Msk (0x1UL << FLASH_CR_STRT_Pos) /*!< 0x00000040 */
2018-03-31 15:34:59 +02:00
# define FLASH_CR_STRT FLASH_CR_STRT_Msk /*!< Start */
# define FLASH_CR_LOCK_Pos (7U)
2019-07-22 02:29:14 +02:00
# define FLASH_CR_LOCK_Msk (0x1UL << FLASH_CR_LOCK_Pos) /*!< 0x00000080 */
2018-03-31 15:34:59 +02:00
# define FLASH_CR_LOCK FLASH_CR_LOCK_Msk /*!< Lock */
# define FLASH_CR_OPTWRE_Pos (9U)
2019-07-22 02:29:14 +02:00
# define FLASH_CR_OPTWRE_Msk (0x1UL << FLASH_CR_OPTWRE_Pos) /*!< 0x00000200 */
2018-03-31 15:34:59 +02:00
# define FLASH_CR_OPTWRE FLASH_CR_OPTWRE_Msk /*!< Option Bytes Write Enable */
# define FLASH_CR_ERRIE_Pos (10U)
2019-07-22 02:29:14 +02:00
# define FLASH_CR_ERRIE_Msk (0x1UL << FLASH_CR_ERRIE_Pos) /*!< 0x00000400 */
2018-03-31 15:34:59 +02:00
# define FLASH_CR_ERRIE FLASH_CR_ERRIE_Msk /*!< Error Interrupt Enable */
# define FLASH_CR_EOPIE_Pos (12U)
2019-07-22 02:29:14 +02:00
# define FLASH_CR_EOPIE_Msk (0x1UL << FLASH_CR_EOPIE_Pos) /*!< 0x00001000 */
2018-03-31 15:34:59 +02:00
# define FLASH_CR_EOPIE FLASH_CR_EOPIE_Msk /*!< End of operation interrupt enable */
/******************* Bit definition for FLASH_AR register *******************/
# define FLASH_AR_FAR_Pos (0U)
2019-07-22 02:29:14 +02:00
# define FLASH_AR_FAR_Msk (0xFFFFFFFFUL << FLASH_AR_FAR_Pos) /*!< 0xFFFFFFFF */
2018-03-31 15:34:59 +02:00
# define FLASH_AR_FAR FLASH_AR_FAR_Msk /*!< Flash Address */
/****************** Bit definition for FLASH_OBR register *******************/
# define FLASH_OBR_OPTERR_Pos (0U)
2019-07-22 02:29:14 +02:00
# define FLASH_OBR_OPTERR_Msk (0x1UL << FLASH_OBR_OPTERR_Pos) /*!< 0x00000001 */
2018-03-31 15:34:59 +02:00
# define FLASH_OBR_OPTERR FLASH_OBR_OPTERR_Msk /*!< Option Byte Error */
# define FLASH_OBR_RDPRT_Pos (1U)
2019-07-22 02:29:14 +02:00
# define FLASH_OBR_RDPRT_Msk (0x1UL << FLASH_OBR_RDPRT_Pos) /*!< 0x00000002 */
2018-03-31 15:34:59 +02:00
# define FLASH_OBR_RDPRT FLASH_OBR_RDPRT_Msk /*!< Read protection */
# define FLASH_OBR_IWDG_SW_Pos (2U)
2019-07-22 02:29:14 +02:00
# define FLASH_OBR_IWDG_SW_Msk (0x1UL << FLASH_OBR_IWDG_SW_Pos) /*!< 0x00000004 */
2018-03-31 15:34:59 +02:00
# define FLASH_OBR_IWDG_SW FLASH_OBR_IWDG_SW_Msk /*!< IWDG SW */
# define FLASH_OBR_nRST_STOP_Pos (3U)
2019-07-22 02:29:14 +02:00
# define FLASH_OBR_nRST_STOP_Msk (0x1UL << FLASH_OBR_nRST_STOP_Pos) /*!< 0x00000008 */
2018-03-31 15:34:59 +02:00
# define FLASH_OBR_nRST_STOP FLASH_OBR_nRST_STOP_Msk /*!< nRST_STOP */
# define FLASH_OBR_nRST_STDBY_Pos (4U)
2019-07-22 02:29:14 +02:00
# define FLASH_OBR_nRST_STDBY_Msk (0x1UL << FLASH_OBR_nRST_STDBY_Pos) /*!< 0x00000010 */
2018-03-31 15:34:59 +02:00
# define FLASH_OBR_nRST_STDBY FLASH_OBR_nRST_STDBY_Msk /*!< nRST_STDBY */
# define FLASH_OBR_USER_Pos (2U)
2019-07-22 02:29:14 +02:00
# define FLASH_OBR_USER_Msk (0x7UL << FLASH_OBR_USER_Pos) /*!< 0x0000001C */
2018-03-31 15:34:59 +02:00
# define FLASH_OBR_USER FLASH_OBR_USER_Msk /*!< User Option Bytes */
# define FLASH_OBR_DATA0_Pos (10U)
2019-07-22 02:29:14 +02:00
# define FLASH_OBR_DATA0_Msk (0xFFUL << FLASH_OBR_DATA0_Pos) /*!< 0x0003FC00 */
2018-03-31 15:34:59 +02:00
# define FLASH_OBR_DATA0 FLASH_OBR_DATA0_Msk /*!< Data0 */
# define FLASH_OBR_DATA1_Pos (18U)
2019-07-22 02:29:14 +02:00
# define FLASH_OBR_DATA1_Msk (0xFFUL << FLASH_OBR_DATA1_Pos) /*!< 0x03FC0000 */
2018-03-31 15:34:59 +02:00
# define FLASH_OBR_DATA1 FLASH_OBR_DATA1_Msk /*!< Data1 */
/****************** Bit definition for FLASH_WRPR register ******************/
# define FLASH_WRPR_WRP_Pos (0U)
2019-07-22 02:29:14 +02:00
# define FLASH_WRPR_WRP_Msk (0xFFFFFFFFUL << FLASH_WRPR_WRP_Pos) /*!< 0xFFFFFFFF */
2018-03-31 15:34:59 +02:00
# define FLASH_WRPR_WRP FLASH_WRPR_WRP_Msk /*!< Write Protect */
/*----------------------------------------------------------------------------*/
/****************** Bit definition for FLASH_RDP register *******************/
# define FLASH_RDP_RDP_Pos (0U)
2019-07-22 02:29:14 +02:00
# define FLASH_RDP_RDP_Msk (0xFFUL << FLASH_RDP_RDP_Pos) /*!< 0x000000FF */
2018-03-31 15:34:59 +02:00
# define FLASH_RDP_RDP FLASH_RDP_RDP_Msk /*!< Read protection option byte */
# define FLASH_RDP_nRDP_Pos (8U)
2019-07-22 02:29:14 +02:00
# define FLASH_RDP_nRDP_Msk (0xFFUL << FLASH_RDP_nRDP_Pos) /*!< 0x0000FF00 */
2018-03-31 15:34:59 +02:00
# define FLASH_RDP_nRDP FLASH_RDP_nRDP_Msk /*!< Read protection complemented option byte */
/****************** Bit definition for FLASH_USER register ******************/
# define FLASH_USER_USER_Pos (16U)
2019-07-22 02:29:14 +02:00
# define FLASH_USER_USER_Msk (0xFFUL << FLASH_USER_USER_Pos) /*!< 0x00FF0000 */
2018-03-31 15:34:59 +02:00
# define FLASH_USER_USER FLASH_USER_USER_Msk /*!< User option byte */
# define FLASH_USER_nUSER_Pos (24U)
2019-07-22 02:29:14 +02:00
# define FLASH_USER_nUSER_Msk (0xFFUL << FLASH_USER_nUSER_Pos) /*!< 0xFF000000 */
2018-03-31 15:34:59 +02:00
# define FLASH_USER_nUSER FLASH_USER_nUSER_Msk /*!< User complemented option byte */
/****************** Bit definition for FLASH_Data0 register *****************/
# define FLASH_DATA0_DATA0_Pos (0U)
2019-07-22 02:29:14 +02:00
# define FLASH_DATA0_DATA0_Msk (0xFFUL << FLASH_DATA0_DATA0_Pos) /*!< 0x000000FF */
2018-03-31 15:34:59 +02:00
# define FLASH_DATA0_DATA0 FLASH_DATA0_DATA0_Msk /*!< User data storage option byte */
# define FLASH_DATA0_nDATA0_Pos (8U)
2019-07-22 02:29:14 +02:00
# define FLASH_DATA0_nDATA0_Msk (0xFFUL << FLASH_DATA0_nDATA0_Pos) /*!< 0x0000FF00 */
2018-03-31 15:34:59 +02:00
# define FLASH_DATA0_nDATA0 FLASH_DATA0_nDATA0_Msk /*!< User data storage complemented option byte */
/****************** Bit definition for FLASH_Data1 register *****************/
# define FLASH_DATA1_DATA1_Pos (16U)
2019-07-22 02:29:14 +02:00
# define FLASH_DATA1_DATA1_Msk (0xFFUL << FLASH_DATA1_DATA1_Pos) /*!< 0x00FF0000 */
2018-03-31 15:34:59 +02:00
# define FLASH_DATA1_DATA1 FLASH_DATA1_DATA1_Msk /*!< User data storage option byte */
# define FLASH_DATA1_nDATA1_Pos (24U)
2019-07-22 02:29:14 +02:00
# define FLASH_DATA1_nDATA1_Msk (0xFFUL << FLASH_DATA1_nDATA1_Pos) /*!< 0xFF000000 */
2018-03-31 15:34:59 +02:00
# define FLASH_DATA1_nDATA1 FLASH_DATA1_nDATA1_Msk /*!< User data storage complemented option byte */
/****************** Bit definition for FLASH_WRP0 register ******************/
# define FLASH_WRP0_WRP0_Pos (0U)
2019-07-22 02:29:14 +02:00
# define FLASH_WRP0_WRP0_Msk (0xFFUL << FLASH_WRP0_WRP0_Pos) /*!< 0x000000FF */
2018-03-31 15:34:59 +02:00
# define FLASH_WRP0_WRP0 FLASH_WRP0_WRP0_Msk /*!< Flash memory write protection option bytes */
# define FLASH_WRP0_nWRP0_Pos (8U)
2019-07-22 02:29:14 +02:00
# define FLASH_WRP0_nWRP0_Msk (0xFFUL << FLASH_WRP0_nWRP0_Pos) /*!< 0x0000FF00 */
2018-03-31 15:34:59 +02:00
# define FLASH_WRP0_nWRP0 FLASH_WRP0_nWRP0_Msk /*!< Flash memory write protection complemented option bytes */
/****************** Bit definition for FLASH_WRP1 register ******************/
# define FLASH_WRP1_WRP1_Pos (16U)
2019-07-22 02:29:14 +02:00
# define FLASH_WRP1_WRP1_Msk (0xFFUL << FLASH_WRP1_WRP1_Pos) /*!< 0x00FF0000 */
2018-03-31 15:34:59 +02:00
# define FLASH_WRP1_WRP1 FLASH_WRP1_WRP1_Msk /*!< Flash memory write protection option bytes */
# define FLASH_WRP1_nWRP1_Pos (24U)
2019-07-22 02:29:14 +02:00
# define FLASH_WRP1_nWRP1_Msk (0xFFUL << FLASH_WRP1_nWRP1_Pos) /*!< 0xFF000000 */
2018-03-31 15:34:59 +02:00
# define FLASH_WRP1_nWRP1 FLASH_WRP1_nWRP1_Msk /*!< Flash memory write protection complemented option bytes */
/****************** Bit definition for FLASH_WRP2 register ******************/
# define FLASH_WRP2_WRP2_Pos (0U)
2019-07-22 02:29:14 +02:00
# define FLASH_WRP2_WRP2_Msk (0xFFUL << FLASH_WRP2_WRP2_Pos) /*!< 0x000000FF */
2018-03-31 15:34:59 +02:00
# define FLASH_WRP2_WRP2 FLASH_WRP2_WRP2_Msk /*!< Flash memory write protection option bytes */
# define FLASH_WRP2_nWRP2_Pos (8U)
2019-07-22 02:29:14 +02:00
# define FLASH_WRP2_nWRP2_Msk (0xFFUL << FLASH_WRP2_nWRP2_Pos) /*!< 0x0000FF00 */
2018-03-31 15:34:59 +02:00
# define FLASH_WRP2_nWRP2 FLASH_WRP2_nWRP2_Msk /*!< Flash memory write protection complemented option bytes */
/****************** Bit definition for FLASH_WRP3 register ******************/
# define FLASH_WRP3_WRP3_Pos (16U)
2019-07-22 02:29:14 +02:00
# define FLASH_WRP3_WRP3_Msk (0xFFUL << FLASH_WRP3_WRP3_Pos) /*!< 0x00FF0000 */
2018-03-31 15:34:59 +02:00
# define FLASH_WRP3_WRP3 FLASH_WRP3_WRP3_Msk /*!< Flash memory write protection option bytes */
# define FLASH_WRP3_nWRP3_Pos (24U)
2019-07-22 02:29:14 +02:00
# define FLASH_WRP3_nWRP3_Msk (0xFFUL << FLASH_WRP3_nWRP3_Pos) /*!< 0xFF000000 */
2018-03-31 15:34:59 +02:00
# define FLASH_WRP3_nWRP3 FLASH_WRP3_nWRP3_Msk /*!< Flash memory write protection complemented option bytes */
/**
* @ }
*/
/**
* @ }
*/
/** @addtogroup Exported_macro
* @ {
*/
/****************************** ADC Instances *********************************/
# define IS_ADC_ALL_INSTANCE(INSTANCE) (((INSTANCE) == ADC1))
# define IS_ADC_COMMON_INSTANCE(INSTANCE) ((INSTANCE) == ADC1_COMMON)
# define IS_ADC_DMA_CAPABILITY_INSTANCE(INSTANCE) ((INSTANCE) == ADC1)
/****************************** CRC Instances *********************************/
# define IS_CRC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == CRC)
/****************************** DAC Instances *********************************/
/****************************** DMA Instances *********************************/
# define IS_DMA_ALL_INSTANCE(INSTANCE) (((INSTANCE) == DMA1_Channel1) || \
( ( INSTANCE ) = = DMA1_Channel2 ) | | \
( ( INSTANCE ) = = DMA1_Channel3 ) | | \
( ( INSTANCE ) = = DMA1_Channel4 ) | | \
( ( INSTANCE ) = = DMA1_Channel5 ) | | \
( ( INSTANCE ) = = DMA1_Channel6 ) | | \
( ( INSTANCE ) = = DMA1_Channel7 ) )
/******************************* GPIO Instances *******************************/
# define IS_GPIO_ALL_INSTANCE(INSTANCE) (((INSTANCE) == GPIOA) || \
( ( INSTANCE ) = = GPIOB ) | | \
( ( INSTANCE ) = = GPIOC ) | | \
( ( INSTANCE ) = = GPIOD ) )
/**************************** GPIO Alternate Function Instances ***************/
# define IS_GPIO_AF_INSTANCE(INSTANCE) IS_GPIO_ALL_INSTANCE(INSTANCE)
/**************************** GPIO Lock Instances *****************************/
# define IS_GPIO_LOCK_INSTANCE(INSTANCE) IS_GPIO_ALL_INSTANCE(INSTANCE)
/******************************** I2C Instances *******************************/
# define IS_I2C_ALL_INSTANCE(INSTANCE) (((INSTANCE) == I2C1) || \
( ( INSTANCE ) = = I2C2 ) )
/******************************* SMBUS Instances ******************************/
# define IS_SMBUS_ALL_INSTANCE IS_I2C_ALL_INSTANCE
/****************************** IWDG Instances ********************************/
# define IS_IWDG_ALL_INSTANCE(INSTANCE) ((INSTANCE) == IWDG)
/******************************** SPI Instances *******************************/
# define IS_SPI_ALL_INSTANCE(INSTANCE) (((INSTANCE) == SPI1) || \
( ( INSTANCE ) = = SPI2 ) )
/****************************** START TIM Instances ***************************/
/****************************** TIM Instances *********************************/
# define IS_TIM_INSTANCE(INSTANCE)\
( ( ( INSTANCE ) = = TIM2 ) | | \
( ( INSTANCE ) = = TIM3 ) | | \
( ( INSTANCE ) = = TIM4 ) )
# define IS_TIM_ADVANCED_INSTANCE(INSTANCE) 0U
# define IS_TIM_CC1_INSTANCE(INSTANCE)\
( ( ( INSTANCE ) = = TIM2 ) | | \
( ( INSTANCE ) = = TIM3 ) | | \
( ( INSTANCE ) = = TIM4 ) )
# define IS_TIM_CC2_INSTANCE(INSTANCE)\
( ( ( INSTANCE ) = = TIM2 ) | | \
( ( INSTANCE ) = = TIM3 ) | | \
( ( INSTANCE ) = = TIM4 ) )
# define IS_TIM_CC3_INSTANCE(INSTANCE)\
( ( ( INSTANCE ) = = TIM2 ) | | \
( ( INSTANCE ) = = TIM3 ) | | \
( ( INSTANCE ) = = TIM4 ) )
# define IS_TIM_CC4_INSTANCE(INSTANCE)\
( ( ( INSTANCE ) = = TIM2 ) | | \
( ( INSTANCE ) = = TIM3 ) | | \
( ( INSTANCE ) = = TIM4 ) )
# define IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(INSTANCE)\
( ( ( INSTANCE ) = = TIM2 ) | | \
( ( INSTANCE ) = = TIM3 ) | | \
( ( INSTANCE ) = = TIM4 ) )
# define IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(INSTANCE)\
( ( ( INSTANCE ) = = TIM2 ) | | \
( ( INSTANCE ) = = TIM3 ) | | \
( ( INSTANCE ) = = TIM4 ) )
# define IS_TIM_CLOCKSOURCE_TIX_INSTANCE(INSTANCE)\
( ( ( INSTANCE ) = = TIM2 ) | | \
( ( INSTANCE ) = = TIM3 ) | | \
( ( INSTANCE ) = = TIM4 ) )
# define IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(INSTANCE)\
( ( ( INSTANCE ) = = TIM2 ) | | \
( ( INSTANCE ) = = TIM3 ) | | \
( ( INSTANCE ) = = TIM4 ) )
# define IS_TIM_OCXREF_CLEAR_INSTANCE(INSTANCE)\
( ( ( INSTANCE ) = = TIM2 ) | | \
( ( INSTANCE ) = = TIM3 ) | | \
( ( INSTANCE ) = = TIM4 ) )
# define IS_TIM_ENCODER_INTERFACE_INSTANCE(INSTANCE)\
( ( ( INSTANCE ) = = TIM2 ) | | \
( ( INSTANCE ) = = TIM3 ) | | \
( ( INSTANCE ) = = TIM4 ) )
# define IS_TIM_XOR_INSTANCE(INSTANCE)\
( ( ( INSTANCE ) = = TIM2 ) | | \
( ( INSTANCE ) = = TIM3 ) | | \
( ( INSTANCE ) = = TIM4 ) )
# define IS_TIM_MASTER_INSTANCE(INSTANCE)\
( ( ( INSTANCE ) = = TIM2 ) | | \
( ( INSTANCE ) = = TIM3 ) | | \
( ( INSTANCE ) = = TIM4 ) )
# define IS_TIM_SLAVE_INSTANCE(INSTANCE)\
( ( ( INSTANCE ) = = TIM2 ) | | \
( ( INSTANCE ) = = TIM3 ) | | \
( ( INSTANCE ) = = TIM4 ) )
2019-07-22 02:29:14 +02:00
# define IS_TIM_SYNCHRO_INSTANCE(INSTANCE) IS_TIM_MASTER_INSTANCE(INSTANCE)
2018-03-31 15:34:59 +02:00
# define IS_TIM_DMABURST_INSTANCE(INSTANCE)\
( ( ( INSTANCE ) = = TIM2 ) | | \
( ( INSTANCE ) = = TIM3 ) | | \
( ( INSTANCE ) = = TIM4 ) )
# define IS_TIM_BREAK_INSTANCE(INSTANCE) 0U
# define IS_TIM_CCX_INSTANCE(INSTANCE, CHANNEL) \
( ( ( ( INSTANCE ) = = TIM2 ) & & \
( ( ( CHANNEL ) = = TIM_CHANNEL_1 ) | | \
( ( CHANNEL ) = = TIM_CHANNEL_2 ) | | \
( ( CHANNEL ) = = TIM_CHANNEL_3 ) | | \
( ( CHANNEL ) = = TIM_CHANNEL_4 ) ) ) \
| | \
( ( ( INSTANCE ) = = TIM3 ) & & \
( ( ( CHANNEL ) = = TIM_CHANNEL_1 ) | | \
( ( CHANNEL ) = = TIM_CHANNEL_2 ) | | \
( ( CHANNEL ) = = TIM_CHANNEL_3 ) | | \
( ( CHANNEL ) = = TIM_CHANNEL_4 ) ) ) \
| | \
( ( ( INSTANCE ) = = TIM4 ) & & \
( ( ( CHANNEL ) = = TIM_CHANNEL_1 ) | | \
( ( CHANNEL ) = = TIM_CHANNEL_2 ) | | \
( ( CHANNEL ) = = TIM_CHANNEL_3 ) | | \
( ( CHANNEL ) = = TIM_CHANNEL_4 ) ) ) )
# define IS_TIM_CCXN_INSTANCE(INSTANCE, CHANNEL) 0U
# define IS_TIM_COUNTER_MODE_SELECT_INSTANCE(INSTANCE)\
( ( ( INSTANCE ) = = TIM2 ) | | \
( ( INSTANCE ) = = TIM3 ) | | \
( ( INSTANCE ) = = TIM4 ) )
# define IS_TIM_REPETITION_COUNTER_INSTANCE(INSTANCE) 0U
# define IS_TIM_CLOCK_DIVISION_INSTANCE(INSTANCE)\
( ( ( INSTANCE ) = = TIM2 ) | | \
( ( INSTANCE ) = = TIM3 ) | | \
( ( INSTANCE ) = = TIM4 ) )
# define IS_TIM_DMA_INSTANCE(INSTANCE)\
( ( ( INSTANCE ) = = TIM2 ) | | \
( ( INSTANCE ) = = TIM3 ) | | \
( ( INSTANCE ) = = TIM4 ) )
# define IS_TIM_DMA_CC_INSTANCE(INSTANCE)\
( ( ( INSTANCE ) = = TIM2 ) | | \
( ( INSTANCE ) = = TIM3 ) | | \
( ( INSTANCE ) = = TIM4 ) )
# define IS_TIM_COMMUTATION_EVENT_INSTANCE(INSTANCE) 0U
# define IS_TIM_ETR_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || \
( ( INSTANCE ) = = TIM3 ) | | \
( ( INSTANCE ) = = TIM4 ) )
# define IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || \
( ( INSTANCE ) = = TIM3 ) | | \
( ( INSTANCE ) = = TIM4 ) )
# define IS_TIM_32B_COUNTER_INSTANCE(INSTANCE) 0U
/****************************** END TIM Instances *****************************/
/******************** USART Instances : Synchronous mode **********************/
# define IS_USART_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
( ( INSTANCE ) = = USART2 ) | | \
( ( INSTANCE ) = = USART3 ) )
/******************** UART Instances : Asynchronous mode **********************/
# define IS_UART_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
( ( INSTANCE ) = = USART2 ) | | \
( ( INSTANCE ) = = USART3 ) )
/******************** UART Instances : Half-Duplex mode **********************/
# define IS_UART_HALFDUPLEX_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
( ( INSTANCE ) = = USART2 ) | | \
( ( INSTANCE ) = = USART3 ) )
/******************** UART Instances : LIN mode **********************/
# define IS_UART_LIN_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
( ( INSTANCE ) = = USART2 ) | | \
( ( INSTANCE ) = = USART3 ) )
/****************** UART Instances : Hardware Flow control ********************/
# define IS_UART_HWFLOW_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
( ( INSTANCE ) = = USART2 ) | | \
( ( INSTANCE ) = = USART3 ) )
/********************* UART Instances : Smard card mode ***********************/
# define IS_SMARTCARD_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
( ( INSTANCE ) = = USART2 ) | | \
( ( INSTANCE ) = = USART3 ) )
/*********************** UART Instances : IRDA mode ***************************/
# define IS_IRDA_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
( ( INSTANCE ) = = USART2 ) | | \
( ( INSTANCE ) = = USART3 ) )
/***************** UART Instances : Multi-Processor mode **********************/
# define IS_UART_MULTIPROCESSOR_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
( ( INSTANCE ) = = USART2 ) | | \
( ( INSTANCE ) = = USART3 ) )
/***************** UART Instances : DMA mode available **********************/
# define IS_UART_DMA_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
( ( INSTANCE ) = = USART2 ) | | \
( ( INSTANCE ) = = USART3 ) )
/****************************** RTC Instances *********************************/
# define IS_RTC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == RTC)
/**************************** WWDG Instances *****************************/
# define IS_WWDG_ALL_INSTANCE(INSTANCE) ((INSTANCE) == WWDG)
/****************************** USB Instances ********************************/
2019-07-22 02:29:14 +02:00
# define IS_PCD_ALL_INSTANCE(INSTANCE) ((INSTANCE) == USB)
2018-03-31 15:34:59 +02:00
# define RCC_HSE_MIN 4000000U
# define RCC_HSE_MAX 16000000U
# define RCC_MAX_FREQUENCY 72000000U
/**
* @ }
*/
/******************************************************************************/
/* For a painless codes migration between the STM32F1xx device product */
/* lines, the aliases defined below are put in place to overcome the */
/* differences in the interrupt handlers and IRQn definitions. */
/* No need to update developed interrupt code when moving across */
/* product lines within the same STM32F1 Family */
/******************************************************************************/
/* Aliases for __IRQn */
# define ADC1_2_IRQn ADC1_IRQn
# define CEC_IRQn USBWakeUp_IRQn
# define OTG_FS_WKUP_IRQn USBWakeUp_IRQn
# define CAN1_TX_IRQn USB_HP_IRQn
2019-07-22 02:29:14 +02:00
# define USB_HP_CAN1_TX_IRQn USB_HP_IRQn
2018-03-31 15:34:59 +02:00
# define USB_LP_CAN1_RX0_IRQn USB_LP_IRQn
# define CAN1_RX0_IRQn USB_LP_IRQn
/* Aliases for __IRQHandler */
# define ADC1_2_IRQHandler ADC1_IRQHandler
# define CEC_IRQHandler USBWakeUp_IRQHandler
# define OTG_FS_WKUP_IRQHandler USBWakeUp_IRQHandler
# define CAN1_TX_IRQHandler USB_HP_IRQHandler
2019-07-22 02:29:14 +02:00
# define USB_HP_CAN1_TX_IRQHandler USB_HP_IRQHandler
2018-03-31 15:34:59 +02:00
# define USB_LP_CAN1_RX0_IRQHandler USB_LP_IRQHandler
# define CAN1_RX0_IRQHandler USB_LP_IRQHandler
/**
* @ }
*/
/**
* @ }
*/
# ifdef __cplusplus
}
# endif /* __cplusplus */
# endif /* __STM32F102xB_H */
/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
